Skip to main content

Hardware/Software Partitioning of Operating Systems

The δ Hardware/Software RTOS Generation Framework for SoC

  • Chapter

Abstract

We present a few specific hardware/software partitions for real-time operating systems and a framework able to automatically generate a large variety of such partitioned RTOSes. Starting from the traditional view of an operating system, we explore novel ways to partition the OS functionality between hardware and software. We show how such partitioning can result in large performance gains in specific cases involving multiprocessor System-on-a-Chip scenarios.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   189.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. F. Balarin, M. Chiodo, A. Jurecska, and L. Lavagno. “Automatic Generation of Real-Time Operating System for Embedded Systems.” Proceedings of the Fifth International Workshop on Hardware/Software Co-Design (CODES/CASHE’ 97), pp. 95–100, 1997, http://www.computer.org/proceedings/codes/7895/78950095abs.htm.

  2. L. Gauthier, S. Yoo, and A. Jerraya. “Automatic Generation and Targeting of Application-Specific Operating Systems and Embedded Systems Software.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 11, pp. 1293–1301, November 2001.

    Article  Google Scholar 

  3. D. Lyonnard, S. Yoo, A. Baghdadi, and A. Jerraya. “Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip.” Proceedings of the 38th ACM/IEEE Design Automation Conference (DAC’01), pp. 518–523, June 2001.

    Google Scholar 

  4. S. Vercauteren, B. Lin, and H. Man. “Constructing Application-Specific Heterogeneous Embedded Architectures from Custom Hardware/Software Applications.” Proceedings of the 33rd ACM/IEEE Design Automation Conference (DAC’96), pp. 521–526, June 1996.

    Google Scholar 

  5. R. K. Gupta. Co-Synthesis of Hardware and Software for Digital Embedded Systems. Kluwer Academic Publishers, Boston, Massachusetts, USA, 1995.

    Google Scholar 

  6. G. De Micheli and M. Sami (eds.). Hardware/Software Co-Design. Publishers, Norwell, Massachusetts, USA, 1996.

    Google Scholar 

  7. V. Mooney and D. Blough. “A Hardware-Software Real-Time Operating System Framework for SoCs.” IEEE Design & Test of Computers, Volume 19, Issue 6, pp. 44–51, November–December 2002.

    Article  Google Scholar 

  8. J. Lee, K. Ryu, and V. Mooney, “A Framework for Automatic Generation of Configuration Files for a Custom Hardware/Software RTOS.” Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’ 02), pp. 31–37, June 2002.

    Google Scholar 

  9. J. Lee, V. Mooney, A. Daleby, K. Ingstrom, T. Klevin, and L. Lindh. “A Comparison of the RTU Hardware RTOS with a Hardware/Software RTOS.” Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’ 03), pp. 683–688, January 2003.

    Google Scholar 

  10. B. Saglam (Akgul) and V. Mooney. “System-on-a-Chip Processor Support in Hardware.” Proceedings of Design, Automation, and Test in Europe (DATE’ 01), pp. 633–639, March 2001.

    Google Scholar 

  11. B. S. Akgul, J. Lee, and V. Mooney. “System-on-a-Chip Processor Synchronization Hardware Unit with Task Preemption Support.” Proceedings of International Conference Compilers, Architecture, and Synthesis for Embedded Systems (CASES’ 01), pp. 149–157, October 2001.

    Google Scholar 

  12. B. S. Akgul and V. Mooney. “The System-on-a-Chip Lock Cache.” Design Automation of Embedded Systems, Vol. 7, Nos. 1–2, pp. 139–174, September 2002.

    Google Scholar 

  13. M. Shalan and V. Mooney. “A Dynamic Memory Management Unit for Embedded Real-Time System-on-a-Chip,” Proceedings of International Conference Compilers, Architecture, and Synthesis for Embedded Systems (CASES’ 00), pp. 180–186, October 2000.

    Google Scholar 

  14. M. Shalan and V. Mooney. “Hardware Support for Real-Time Embedded Multiprocessor System-on-a-Chip Memory Management.” Proceedings of International Symposium Hardware/Software Co-design (CODES’ 02), pp. 79–84, May 2002.

    Google Scholar 

  15. P. Shiu, Y. Tan, and V. Mooney. “A Novel Parallel Deadlock Detection Algorithm and Architecture.” Proceedings of International Symposium Hardware/Software Codesign (CODES’ 01), pp. 30–36, April 2001.

    Google Scholar 

  16. D. Sun et al. “Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications,” Tech. Report GIT-CC-02-19, Georgia Institute of Technology, Atlanta, 2002, http://www.cc.gatech.edu/pubs.html.

    Google Scholar 

  17. M. Shalan and V. Mooney. “Hardware Support for Real-Time Embedded Multiprocessor System-on-a-Chip Memory Management.” Georgia Institute of Technology, Atlanta, Georgia, Technical Report GIT-CC-03-02, 2003, http://www.cc.gatech.edu/tech_reports/.

    Google Scholar 

  18. Mentor Graphics, Hardware/Software Co-Verification: Seamless, http://www.mentor.com/seamless.

  19. L. Lindh and F. Stanischewski. “FASTCHART-Idea and Implementation.” Proceedings of the International Conference on Computer Design (ICCD’91), pp. 401–404, 1991.

    Google Scholar 

  20. L. Lindh. “Idea of FASTHARD-A Fast Deterministic Hardware Based Real-Time Kernel.” Proceedings of the European Workshop on Real-Time Systems, June 1992.

    Google Scholar 

  21. L. Lindh, J. Stärner, and J. Furunäs, “From Single to Multiprocessor Real-Time Kernels in Hardware.” Real-Time Technology and Applications Symposium (RTAS’95), pp. 42–43, May 1995.

    Google Scholar 

  22. J. Adomat, J. Furunäs, L. Lindh, and J. Stärner. “Real-Time Kernels in Hardware RTU: A Step Towards Deterministic and High Performance Real-Time Systems.” Proceedings of the European Workshop on Real-Time Systems, pp. 164–168, June 1996.

    Google Scholar 

  23. J. Lee, V. Mooney, A. Daleby, K. Ingström, T. Klevin, and L. Lindh. “A Comparison of the RTU Hardware RTOS with a Hardware/Software RTOS.” Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC’03), pp. 683–688, January 2003.

    Google Scholar 

  24. B. S. Akgul and V. Mooney. “PARLAK: Parametrized Lock Cache Generator.” Proceedings of the Design Automation and Test in Europe Conference (DATE’03), pp. 1138–1139, March 2003.

    Google Scholar 

  25. M. Shalan, E. Shin, and V. Mooney. “DX-Gt: Memory Management and Crossbar Switch Generator for Multiprocessor System-on-a-Chip.” Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI’03), April 2003.

    Google Scholar 

  26. M. Olson. “Selecting and Implementing an Embedded Database System.” IEEE Computer Magazine, pp. 27–34, September 2000.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Kluwer Academic Publishers

About this chapter

Cite this chapter

Mooney, V.J. (2003). Hardware/Software Partitioning of Operating Systems. In: Jerraya, A.A., Yoo, S., Verkest, D., Wehn, N. (eds) Embedded Software for SoC. Springer, Boston, MA. https://doi.org/10.1007/0-306-48709-8_15

Download citation

  • DOI: https://doi.org/10.1007/0-306-48709-8_15

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7528-5

  • Online ISBN: 978-0-306-48709-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics