Abstract
This paper relates our experience in designing from scratch a multi-threaded kernel for a MIPS R3000 on-chip multiprocessor. We briefly present the target architecture build around an interconnect compliant with the Virtual Chip Interconnect (VCI), and the CPU characteristics. Then we focus on the implementation of part of the POSIX 1003.1b and 1003.1c standards. We conclude this case study by simulation results obtained by cycle true simulation of an MJPEG video decoder application on the multiprocessor, using several scheduler organizations and architectural parameters.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
VSI Alliance. Virtual Component Interface Standard (OCB 2 2.0), August 2000.
T. R. Halfhill. “Embedded Market Breaks New Ground.” Microprocessor Report, January 2000.
J. Archibald and J.-L. Baer. “Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model.” ACM Transactions on Computer Systems, Vol. 4, No. 4, pp. 273–298, 1986.
T. P. Baker, F. Mueller, and V. Rustagi. “Experience with a Prototype of the POSIX Minimal Tealtime System Profile.” In Proceedings of 11th IEEE Workshop on Real-Time Operating Systems and Software, pp. 12–16, Seattle, WA, USA, 1994.
OSEK/VDX. OSEK/VDX Operating System Specification 2.2, September 2001. http://www.osek-vdx.org.
A. S. Tanenbaum. Distributed Operating Systems, Chapter 6.3, pp. 315–333. Prentice Hall, 1995.
M. Kandemir and A. Choudhary. “Compiler-Directed Scratch Pad Memory Hierarchy Design and Management.” In Design Automation Conference, pp. 628–633, New Orleans, LA, June 2002.
J. Montanaro et al. “A 160mhz 32b 0.5w CMOS RISC Microprocessor.” In ISSCC Digest of Technical Papers, pp. 214–215, February 1996.
F. Pétrot, D. Hommais, and A. Greiner. “Cycle Precise Core Based Hardware/Software System Simulation with Predictable Event Propagation.” In Proceedings of the 23rd Euromicro Conference, pp. 182–187, Budapest, Hungary, September 1997. IEEE.
Jr. R. H. Halstead and T. Fujita. “MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing.” In 15th Annual International Symposium on Computer Architecture, pp. 443–451, June 1988.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Pétrol, F., Gomez, P., Hommais, D. (2003). Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect. In: Jerraya, A.A., Yoo, S., Verkest, D., Wehn, N. (eds) Embedded Software for SoC. Springer, Boston, MA. https://doi.org/10.1007/0-306-48709-8_3
Download citation
DOI: https://doi.org/10.1007/0-306-48709-8_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7528-5
Online ISBN: 978-0-306-48709-5
eBook Packages: Springer Book Archive