
THERMAL AND POWER MANAGEMENT OF INTEGRATED CIRCUITS

SERIES ON INTEGRATED CIRCUITS AND SYSTEMS

Anantha Chandrakasan, Editor
Massachusetts Institute of Technology
Cambridge, Massachusetts, USA

Published books in the series:

A Practical Guide for SystemVerilog Assertions
Srikanth Vijayaraghavan and Meyyappan Ramanathan
2005, ISBN 0-387-26049-8

Statistical Analysis and Optimization for VLSI: Timing and Power
Ashish Srivastava, Dennis Sylvester and David Blaauw
2005, ISBN 0-387-25738-1

Leakage in Nanometer CMOS Technologies
Siva G. Narendra and Anantha Chandrakasan
2005, ISBN 0-387-25737-3

Thermal and Power Management of Integrated Circuits
Arman Vassighi and Manjo Sachdev
2005, ISBN 0-398-25762-4

THERMAL AND POWER MANAGEMENT OF INTEGRATED CIRCUITS

Arman Vassighi and Manoj Sachdev

Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada



Arman Vassighi
Department of Electrical and
Computer Engineering
University of Waterloo
200 University Avenue, West
Waterloo N2L 3G1
Canada.

Manoj Sachdev
Department of Electrical and
Computer Engineering
University of Waterloo
200 University Avenue, West
Waterloo N2L 3G1
Canada

Thermal and Power Management of Integrated Circuits

Library of Congress Control Number: 20055934801

ISBN-10: 0-387-25762-4
ISBN-13: 9780387257624

ISBN-10: 0-387-29749-9 (e-book)
ISBN-13: 9780387297491 (e-book)

Printed on acid-free paper.

© 2006 Springer Science+Business Media, Inc.

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, Inc., 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed in the United States of America.

9 8 7 6 5 4 3 2 1

SPIN 11379454

springer.com

Contents

Preface	xi
Foreword	xiii
Chapter 1. Introduction	1
1. Evolution of CMOS Technology	1
2. Emergence of Thermal Issues	8
3. Motivation of this Book	10
Chapter 2. Power, Junction Temperature, and Reliability	13
1. Power in Nanometer Regime	13
2. Leakage Reduction Techniques	20
3. Junction Temperature Projections for Deep Sub-micron Technologies	31
4. Reliability Issues in Scaled Technologies	38
5. Summary	44
Chapter 3. Burn-in as a Reliability Screening Test	51
1. Burn-in	51
2. What is Burn-in?	52
3. Temperature and Voltage Acceleration Factors	55
4. Technology Scaling and Burn-in	56
5. Burn-in Elimination	59
6. Estimation of Junction Temperature Increase with Technology Scaling under Burn-in Conditions	61
7. Packaging Consideration in Burn-in	66

8. Cooling Techniques for Burn-in	68
9. Burn-in Limitations and Optimization	73
10. Summary	78
Chapter 4. Thermal and Electrothermal Modeling	83
1. Objectives of Thermal Analysis	83
2. Thermal Network Modeling	86
3. Architectural Level Electrothermal Modeling	89
4. Electrothermal Modeling at Logic Level	93
5. Electrothermal Modeling at Circuit Level	94
6. Electrothermal Modeling at Device Level	99
7. Static Electrothermal Modeling: A Case Study	100
8. Summary	113
Chapter 5. Thermal Runaway and Thermal Management	119
1. Thermal Awareness	119
2. Thermal Runaway	120
3. Thermal Runaway During Burn-in	127
4. Thermal Management during Normal Operating Conditions	131
5. Temperature Management: A Case Study	132
6. Temperature Measurement of Semiconductor Devices	134
7. Summary	142
Chapter 6. Low Temperature CMOS Operation	149
1. Low Temperature Motivation	149
2. Low Temperature Characterization of CMOS Devices	151
3. Reliability at Low Temperature	160
4. Microprocessor Low Temperature Operation : A Case Study	161
5. Disadvantages of Low Temperature Electronic Cooling	166
6. Cooling Technologies	168
7. Summary	171
Index	177

Preface

Our capability to integrate ever larger number of transistors is surprising even to the most ardent believers of scaling. At 2005 International Solid State Conference, Intel announced a processor with 1.7 billion transistors. This trend is likely to continue at least for a decade. However, there are a number of issues that must be dealt with if this integration trend is to continue. In this context, thermal and power management of ultra large scale integration (ULSI) is one of the major concerns.

Thermal issues are a bi-product of scaling and quest for speed. This issue came to the forefront as we scale the technology in nano-metric regime. However, it is not limited to high speed circuits alone. Today, even moderate speed ULSI must worry about containing the junction temperature under limits. The junction temperature affects large number of important device parameters, and an unabated increase in the junction temperature may have disastrous implications on performance, and long term reliability of integrated circuits. Moreover, manufacturing and operational costs such as expensive cooling solutions may increase significantly, if rising junction temperatures are not contained.

Recently, a great deal of attention has been paid to thermal issues and there are international conferences dedicated to thermal issues in electronics. However, lack of books in this area is impeding the awareness of the subject to engineers and managers who are suddenly confronted with these issues. This book makes an attempt to provide a comprehensive overview of the power and thermal management of integrated circuits.

Acknowledgement

We would like to express our gratitude to researchers at circuit research lab at Intel, Hillsboro for suggesting thermal issues as a research topic. In particular, we are indebted to Shekhar Borkar, Vivek De, and Ali Keshavarzi for their feedback and support for the research. We are also grateful to Oleg Semenov (University of Waterloo) and Chuck Hawkins (University of New Mexico) for wide ranging discussions on the topic.

We are thankful to Carl Harris of Springer for facilitating the publishing of this book. Finally, authors would like to thanks their respective families for endless support during the preparation of the book. In particular, Arman would like to express his thanks to his wife, Zhila, his parent, Parvin, and his brothers, Meharn and Houman for constant support and encouragement. Manoj would like to express his appreciation to his wife Sunanda, their son, Aniruddh, and daughter Arushi for their support.

Arman Vassighi and Manoj Sachdev

Foreword

Semiconductor industry has benefited from several decades of growth following the Moore's law. Today's high-performance Integrated Circuits (ICs) have more than one billion transistors. Scaling of CMOS technology has enabled this increase in transistor count, and scaling continues in spite of emerging barriers in process technology development, design and test. Today, the 65nm CMOS technology node is moving from development to high volume manufacturing while research and development continues on future technology nodes.

This growth comes with multiple challenges. Design of ICs in these scaled technologies faces formidable limitations. It is becoming increasingly difficult to sustain supply and threshold voltage scaling in order to provide the required performance increase, limit energy consumption, control power dissipation, and maintain the reliability. These requirements pose several difficulties across a range of disciplines spanning process technology, manufacturing, circuits, testing, systems, and architecture. One of these critical challenges is the thermal and power management of high speed ICs which has been subject of extensive research over past several years. Moreover, reliability screening and burn-in at elevated voltage and temperature further exacerbate this problem. Furthermore, researchers have looked into finding ways to cool ICs efficiently by accounting for the cooling cost in total system power. It may be possible to use efficient cooling to improve performance, leakage, and reliability of ICs, and thus continue on the path of scaling.

This book is very timely to address these challenges and to capture key learning concepts. This book discusses thermal design barriers and the proverbial power wall that IC and system designers are facing today. We have followed authors' work, interacted with them, and we highly recommend this book to students, engineers, professionals and people that are pursuing advanced designs and are facing some of these challenges.

Vivek De