Skip to main content

Towards High-Level Analog and Mixed-Signal Synthesis From VHDL-AMS Specifications

A Case Study for a Sigma-Delta Analog-Digital Converter

  • Chapter

Abstract

This paper presents our experience on high-level synthesis of Σ - Δ analog to digital converters (ADC) from VHDL-AMS descriptions. The proposed VHDL-AMS subset for synthesis is discussed. The subset has the composition semantics, so that specifications offer enough insight into the system structure for automated architecture generation and optimization. A case study for the synthesis of a fourth order Σ - Δ ADC is detailed. Compared to similar work, the method is more flexible in tackling new designs, and more tolerant to layout parasitic.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. H. Chang et al, “Top-Down Constraint Driven Methodology for Analog Integrated Circuits”, Kluwer, 1997.

    Google Scholar 

  2. F. Balasa et al, “Module Placement for Analog Layout Using the Sequence-Pair Representation”, Proc. of Design Automation Conference, pp. 274–279, 1999.

    Google Scholar 

  3. J. Cherry, W. M. Snelgrove, “Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion”, Kluwer, 2000.

    Google Scholar 

  4. Y. Chang et al, “B* Trees:-A New Representation for Non-Slicing Floorplans”, Proc. of Design Automation Conference, 2000.

    Google Scholar 

  5. E. Christen, K. Bakalar, “VHDL-AMS-A Hardware Description Language for Analog and Mixed-Signal Applications”, IEEE Trans. Circuits & Systems-II, Vol. 46, No. 10, 1999.

    Google Scholar 

  6. J. Cohn et al, “Analog Device-Level Layout Automation”, Kluwer, 1994.

    Google Scholar 

  7. A. Doboli, R. Vemuri, “A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems”, Proc. of DATE, 1999, pp. 338–345.

    Google Scholar 

  8. A. Doboli, et al, “Behavioral Synthesis of Analog Systems using Two-Layered Design Space Exploration”, Proc. Design Automation Conference, 1999.

    Google Scholar 

  9. A. Doboli, R. Vemuri, “A Regularity Based Hierarchical Symbolic Analysis Method for Large scale Analog Networks”, IEEE Trans. Circuits & Systems-II, Vol. 48, No. 11, 2001.

    Google Scholar 

  10. A. Doboli, R. Vemuri, “Exploration-Based High-Level Synthesis of Linear Analog Systems Operating at Low/Medium Frequencies”, IEEE Trans. CADICS, Vol. 22, No. 11, 2003.

    Google Scholar 

  11. A. Doboli, R. Vemuri, “Behavioral Modeling for High-Level Synthesis of Analog and Mixed-Signal Systems from VHDL-AMS”, IEEE Transactions on CADICS, Vol. 22, No. 11, 2003.

    Google Scholar 

  12. K. Franken et al, “DAISY: A Simulation-Based High-level Synthesis Tool for Sigma-delta Modulators”, Proc. ICCAD, 2002.

    Google Scholar 

  13. G. Gielen, R. Rutenbar, “Computer Aided Design of Analog and Mixed-signal Integrated Circuits”, Proc. of IEEE, Vol. 88, No 12, Dec 2000, pp. 1825–1852.

    Google Scholar 

  14. M. Hershenson, S. Boyd and T. Lee,“Optimal design of a CMOS opamp via Geometric Programming”, IEEE Trans. CADICS, Vol.20, NO.1, Jan 2001, pp. 1–21.

    Google Scholar 

  15. M. Krasnicki et al, “MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells”, Proc. Design Automation Conference, 1999, pp. 945–950.

    Google Scholar 

  16. K. Lampaert, G. Gielen, W. Sansen, “Analog Layout Generation for Performance and Manufacturability”, Kluwer, 1999.

    Google Scholar 

  17. E. Malavasi et al, “Automation of IC Layout with Analog Constraints”, IEEE Transactions CAD, Vol. CAD-15, no. 8, pp. 923–942, August 1996.

    Google Scholar 

  18. J. Osterhout, “Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools”, IEEE Trans. on CAD, Vol. CAD-3, No. 1, pp. 87–100, January 1984.

    Google Scholar 

  19. Y. Pang et al, “Block Placement with Symmetry Constraints based on the O-tree Non Slicing Representation”, Proc. of Design Automation Conference, pp. 464–467, 2000.

    Google Scholar 

  20. H. Tang, H. Zhang, A. Doboli, “Layout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing”, Annual Symposium on VLSI (ISVLSI), 2003.

    Google Scholar 

  21. H. Tang, A. Doboli, “Employing Layout Templates for Synthesis of Analog Systems”, Midwest Symposium on Circuits and Systems, 2002.

    Google Scholar 

  22. P. Vancorenland et al, “A Layout-Aware Synthesis Methodology for RF Circuits”, Proc. of ICCAD, 2001, pp. 358–362.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science + Business Media, Inc.

About this chapter

Cite this chapter

Tang, H., Zhang, H., Doboli, A. (2004). Towards High-Level Analog and Mixed-Signal Synthesis From VHDL-AMS Specifications. In: Grimm, C. (eds) Languages for System Specification. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7991-5_13

Download citation

  • DOI: https://doi.org/10.1007/1-4020-7991-5_13

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7990-0

  • Online ISBN: 978-1-4020-7991-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics