Skip to main content

SPACE: A Hardware/Software SystemC Modeling Platform Including an RTOS

  • Chapter
Languages for System Specification

Abstract

This work attempts to enhance the support of embedded software modeling with SystemC 2.0. We propose a top-down approach that first lets designers specify their application in SystemC at a high abstraction level through a set of connected modules, and simulate the whole system. Then, the application is partitioned in two parts: software and hardware modules. Each partition can be connected to our platform that includes a commercial RTOS executed by an ARM ISS scheduled by the SystemC simulator. One of our major contributions is that we can easily move a module from hardware to software (and vice versa) to allow architectural exploration.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino. Legacy SystemC co-simulation of multi-processor systems-on-chip. In Proceedings 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD’02), pages 494–499, 2002.

    Google Scholar 

  2. M. Besana and M. Borgatti. Application mapping to a hardware platform through automated code generation targeting a RTOS: A design case study. In Proceeding of Design, Automation and Test in Europe Conference and Exhibition (DATE’03), pages 41–44, March 2003.

    Google Scholar 

  3. W. Cesario, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, and M. Diaz-Nava. Multiprocessor SoC platforms: A component-based design approach. IEEE Design & Test of Computers, 19(6):52–63, 2002.

    Article  Google Scholar 

  4. D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and al. SpecC: Speciffication Language and Methodology. Kluwer Academic Publishers, 2000.

    Google Scholar 

  5. A. Gerstlauer, H. Yu, and D. Gajski. RTOS modeling for system level design. In Proceeding of Design, Automation and Test in Europe Conference and Exhibition (DATE’03), pages 130–135, 2003.

    Google Scholar 

  6. T. Grötker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002.

    Google Scholar 

  7. A. Haverinen, M. Leclercq, N. Weyrich, and D. Wingard. White paper for systemc based SoC communication modeling for the OCP protocol. www.ocpip.org, 2002.

    Google Scholar 

  8. F. Herrera, H. Posadas, P. Sánchez, and E. Villar. Systematic embedded software generation from SystemC. In Proceeding of Design, Automation and Test in Europe Conference and Exhibition (DATE’03), pages 142–147, 2003.

    Google Scholar 

  9. S. Holloway, D. Long, and A. Fitch. From algorithm to SoC with SystemC and Cocentric System Studio. Synopsys Users Group (SNUG), 2002.

    Google Scholar 

  10. Jean J. Labrosse. MicroC/OS-II, The Real-Time Kernel, Second Edition. CMP Books, 2002.

    Google Scholar 

  11. Ian Mackintosh. Open core protocol international partnership. www.ocpip.org, 2003.

    Google Scholar 

  12. OSCI. SystemC version 2.0.1 User’s Guide. www.systemc.org, 2002.

    Google Scholar 

  13. I. Oussorov, W. Raab, U. Hachmann, and A. Kravtsov. Integration of instruction set simulators into SystemC high level models. In Proceedings Euromicro Symposium on Digital System Design (DSD’2002), pages 126–129, 2002.

    Google Scholar 

  14. P. G. Paulin, C. Pilkington, and E. Bensoudane. Stepnp: A system-level exploration platform for network processors. IEEE Design & Test of Computers, 19(6):17–26, 2002.

    Article  Google Scholar 

  15. L. Semeria and A. Ghosh. Methodology for hardware/software co-verification in C/C++. In Proceedings Asia and South Pacific Design Automation Conference (ASP-DAC 2000), pages 405–408, 2000.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science + Business Media, Inc.

About this chapter

Cite this chapter

Chevalier, J., Benny, O., Rondonneau, M., Bois, G., Aboulhamid, E.M., Boyer, FR. (2004). SPACE: A Hardware/Software SystemC Modeling Platform Including an RTOS. In: Grimm, C. (eds) Languages for System Specification. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7991-5_6

Download citation

  • DOI: https://doi.org/10.1007/1-4020-7991-5_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7990-0

  • Online ISBN: 978-1-4020-7991-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics