Abstract
This paper describes Laerte++, a high-level test pattern generator (TPG) for SystemC designs. All necessary features of a high-level TPG (e.g., fault models definition, hierarchical analysis, coverage measurements, etc.) are implemented by exploiting native SystemC characteristics funded on OO principles. The framework robustness and extensibility are guaranteed by an accurate use of software engineering methodologies for the Larte++ classes Definition and an extensive use of the Standard Template Library (STL) for data structure definition. Laerte++ allows to set up and run an ex-novo TPG session by adding very few C++ code lines to any SystemC design under test description. The applicability and the efficiency of the presented framework have been confirmed by the analyzed benchmarks.
Research activity partially supported by the IST-2001-34607 SYMBAD European Project.
Chapter PDF
References
V.M. Vedula, and J.A. Abraham. FACTOR: a hierarchical methodology for functional test generation and testability analysis IEEE Proc. DATE, pp. 730–734, 2002.
R. Leveugle Automatic modifications of high level VHDL descriptions for fault detection or tolerance. IEEE Proc. DATE, pp. 837–841, 2002.
S. Ravi, G. Lakshminarayana, and N.K. Jha. High-level test compaction techniques IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.: 21 issue: 7, pp. 827–841, July 2002.
L. Berrojo, I. Gonzalez, F. Corno, M.S. Reorda, G. Squillero, L. Entrena, and C. Lopez. New techniques for speeding-up fault-injection campaigns.
M.B. Santos, F.M. Goncalves, I.C. Teixeira, J.P. Teixeira. Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level. IEEE Proc. ITC. 377–385, 2001.
F. Ferrandi, F. Fummi, D. Sciuto. Test generation and testability alternatives exploration of critical algorithms for embedded applications. IEEE Trans. on Computers, volume: 51 issue: 2, pp. 200–215, Feb. 2002
R.S. Tupuri, J.A. Abraham, and D.G. Saab. Hierarchical test generation for systems on a chip. IEEE Proc. ICVD, pp. 198–203, 2000.
R.B. Jones, J.W. O’Leary, C.-J.H. Seger, M.D. Aagaard, M.D., and T.F. Melham. Practical formal verification in microprocessor design. IEEE Design & Test of Computers, volume: 18 issue: 4, pp. 16–25, July–Aug. 2001
A. Veneris, J.B. Liu, M. Amiri, and M.S. Abadir. Incremental diagnosis and correction of multiple faults and errors. IEEE Proc. DATE, pp. 716–721, 2002.
A. Fin, and F. Fummi, A Web-CAD Methodology for IP-Core Analysis and Simulation, IEEE Proc. DAC, pp. 597–600, 2000.
A. Castelnuovo, A. Fin, F. Fummi, and F. Sforza. Emulation-based Design Errors Identification. IEEE Proc. DFT, 2002.
A. Fin, F. Fummi, and G. Pravadelli. AMLETO: A Multi-language Environment for Functional Test Generation. IEEE Proc. ITC, pp. 821–829, 2001.
F. Ferrandi, A. Fin, F. Fummi, and D. Sciuto. Functional Test Generation for Behaviorally Sequential Models. IEEE Proc. DATE, pp. 403–410, 2001.
J.C. Baraza, J. Gracia, D. Gil, and P.J. Gil A Prototype of A VHDL-Based Fault Injection Tool IEEE Proc. DFT, pp. 396–404, 2000.
R. Davies Newran02B-a random number generator library http://www.robertnz.net
CoCentric SystemC Compiler Behavioral Modeling Guide. Synopsys version 2000.11-SCC1, 2001.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
Fin, A., Fummi, F. (2004). LAERTE++: An Object Oriented High-Level TPG for SystemC Designs. In: Grimm, C. (eds) Languages for System Specification. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7991-5_7
Download citation
DOI: https://doi.org/10.1007/1-4020-7991-5_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7990-0
Online ISBN: 978-1-4020-7991-7
eBook Packages: Springer Book Archive