Skip to main content

Approximate Equivalence Verification for Protocol Interface Implementation via Genetic Algorithms

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1596))

Abstract

This paper describes a new approximate approach for checking the correctness of the implementation of a protocol interface, comparing its low-level implementation with its high-level prototype. The possibility to validate protocol interfaces is extremely useful in many industrial design flows and the proposed methodology does not impose particular requirements and it is able to fit in existing design flows: the proposed approach is based on coupling a commercial simulator with a genetic algorithm that tries to disprove the equivalence of an implementation with its high-level prototype. The use of a commercial simulator guarantees a complete compatibility with current standards and the method is able to fit painlessly in an existing industrial flow. Moreover, the use of a genetic algorithm allows the analysis of large and realistic designs. Experimental results show that the proposed method is effectively able to deal with realistic designs, discovering potential problems, and, although approximate in nature, it is able to provide a high degree of confidence in the results.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Circuits downloadable, at http://www.cad.polito.it/tools/

  2. Corno, F., Prinetto, P., Rebaudengo, M., Reorda, M.S.: GATTO: a Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits. IEEE Transactions on Computer-Aided Design 15(8), 991–1000 (1996)

    Article  Google Scholar 

  3. Corno, F., Prinetto, P., Reorda, M.S.: Testability analysis and ATPG on behavioral RT-level VHDL. In: IEEE International Test Conference, pp. 753–759 (1997)

    Google Scholar 

  4. Corno, F., Reorda, M.S., Squillero, G.: VEGA: A Verification Tool Based on Genetic Algorithms. In: IEEE International Conference on Circuit Design, Texas, pp. 321–326 (1998)

    Google Scholar 

  5. Corno, F., Reorda, M.S., Squillero, G.: Approximate Equivalence Verification of Sequential Circuits via Genetic Algorithms. In: poster in DATE 1999 Design, Automation and Test in Europe (1999)

    Google Scholar 

  6. Corno, F., Reorda, M.S., Squillero, G.: Approximate Equivalence Verification Techniques for RT-Level Descriptions. In: GLSVLSI 1999, Great Lake Symposium on VLSI (1999) (submitted to)

    Google Scholar 

  7. Corno, F., Reorda, M.S., Squillero, G.: Approximate Verification of RT- versus Gate-Level Sequential Circuits. In: DAC 1999, ACM/IEEE Design Automation Conference (1999) (submitted to)

    Google Scholar 

  8. Goldberg, E.: Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley, Reading (1989)

    MATH  Google Scholar 

  9. Huang, S.-Y., Cheng, K.-T., Chen, K.-C.: AQUILA: An Equivalence Verifier for Large Sequential Circuits. In: ASP-DAC (1997)

    Google Scholar 

  10. Holland, J.H.: Adaption in Natural and Artificial Systems, University of Michigan Press, Ann Arbor (1975)

    Google Scholar 

  11. Hsiao, M.S., Rudnick, E.M., Patel, J.H.: Automatic Test Generation Using Genetically-Engineered Distinguishing Sequences. IEEE Transactions on Computer-Aided Design 16(9), 1034–1044 (1997)

    Article  Google Scholar 

  12. Saab, D.G., Saab, Y.G., Abraham, J.A.: Automatic Test Veor Cultivation for Sequential VLSI Circuits Using Genetic Algorithms. IEEE Transactions on Computer-Aided Design 15(10), 1278–1285 (1996)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Corno, F., Sonza Reorda, M., Squillero, G. (1999). Approximate Equivalence Verification for Protocol Interface Implementation via Genetic Algorithms. In: Poli, R., Voigt, HM., Cagnoni, S., Corne, D., Smith, G.D., Fogarty, T.C. (eds) Evolutionary Image Analysis, Signal Processing and Telecommunications. EvoWorkshops 1999. Lecture Notes in Computer Science, vol 1596. Springer, Berlin, Heidelberg. https://doi.org/10.1007/10704703_15

Download citation

  • DOI: https://doi.org/10.1007/10704703_15

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-65837-5

  • Online ISBN: 978-3-540-48917-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics