Abstract
An effective matrix operation is critical to process 2-D DCT. This paper presents a hierarchically controlled SIMD array (HCSA) well suited to matrix computations, in which a conventional 2-D torus is enhanced with the hierarchical organization of control units and the global data buses running across the rows and columns. The distinguished features of the HCSA are the diagonally indexed concurrent broadcast and the efficient data exchanges among PEs through either row or column broadcast. Therefore, the HCSA can provide significant improvement on computation steps of DCT. For the performance evaluation, an algorithmic mapping method is used and the number of computation steps is analytically compared with semisystolic architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Smith, R., Fant, K., Parker, D., Stephani, R., Ching-Yi, W.: An Asynchronous 2-D Discret Cosine Transform Chip. In: Proc. Int’l Symp. Asynchronous Circuits and Systems, pp. 224–233 (1998)
Cho, N.I., Lee, S.U.: DCT Algorithms for VLSI Parallel Implementation. IEEE Trans. Acoustics, Speech, and Signal Processing 38, 121–127 (1990)
Bagherzadeh, N., Filho, C., Lu, G., Kurdahi, F.J., Lee, M.-H., Singh, H.: MorphoSys: an Integrated Reconfigurable System for Data-parallel and Computation-intensive Applications. IEEE Trans. Computers 49(5), 465–481 (2000)
Sheu, M., Lee, J., Wang, J., Suen, A., Liu, L.: A High Throughput-rate Architecture for 8×8 2D DCT. In: Proc. Int’l Symp. Circuits and Systems, vol. 3, pp. 1587–1590 (1993)
Makhoul, J.: A Fast Cosine Transform in One and Two Dimensions. IEEE Trans. Acoustics, Speech, and Signal Processing 28, 27–34 (1980)
Vetterli, M., Nussbaumer, H.J.: Simple FFT and DCT Algorithms with Reduced Number of Operations. Signal Processing 6, 267–278 (1984)
Cho, N., Lee, S.: Fast Algorithm and Implementation of 2D Discrete Cosine Transform. IEEE Trans. Circuits and Systems 38, 297–305 (1991)
Lim, H.S., Piuri, V., Swartzlander Jr., E.E.: A Serial-Parallel Architecture for Two- Dimensional Discrete Cosine and Inverse Discrete Cosine Transforms. IEEE Trans. Computer 49, 1297–1309 (2000)
Kung, S.Y.: VLSI Array Processor. Printice Hall, Englewood Cliffs (1988)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, CG., Lee, SJ., Kim, SD. (2005). 2-D Discrete Cosine Transform (DCT) on Meshes with Hierarchical Control Modes. In: Marques, J.S., Pérez de la Blanca, N., Pina, P. (eds) Pattern Recognition and Image Analysis. IbPRIA 2005. Lecture Notes in Computer Science, vol 3522. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11492429_81
Download citation
DOI: https://doi.org/10.1007/11492429_81
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26153-7
Online ISBN: 978-3-540-32237-5
eBook Packages: Computer ScienceComputer Science (R0)