Skip to main content

Design Verification for Product Line Development

  • Conference paper
Software Product Lines (SPLC 2005)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 3714))

Included in the following conference series:

Abstract

Our society is becoming increasingly dependent on embedded software, and its reliability becomes more and more important. Although we can utilize powerful scientific methods such as model checking techniques to develop reliable embedded software, it is expensive to apply these methods to consumer embedded software development. In this paper, we propose an application of model checking techniques for design verification in product line development (PLD). We introduce reusable verification models in which we define variation points, and we show how to define traceability among feature models, design models and verification models. The reuse of verification models in PLD not only enables the systematic design verification of each product but also reduces the cost of applying model checking techniques.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bosch, J.: Design and Use of Software Architectures. Addison-Wesley, Reading (2000)

    Google Scholar 

  2. Clarke, E., Grumberg, O., Peled, D.: Model Checking. MIT, Cambridge (1999)

    Google Scholar 

  3. Clements, P., Northrop, L.: Software Product Lines: Practices and Patterns. Addison-Wesley, Reading (2001)

    Google Scholar 

  4. http://www.eclipse.org/

  5. Giannakopoulou, D., Pasareanu, C.S.: Assume-Guarantee Verification of Source Code with Design-Level Assumptions. In: 26th International Conference on Software Engineering, ICSE 2004 (2004)

    Google Scholar 

  6. Holzmann, G.J.: The model checker SPIN. IEEE Trans. on Software Engineering 23(5), 279–295 (1997)

    Article  MathSciNet  Google Scholar 

  7. Jamie, J., et al.: Test Case Management of Controls Product Line Points of Variability. In: International Workshop on Software Product Line Testing, SPLiT 2004 (2004)

    Google Scholar 

  8. Kang, K., et al.: Feature-Oriented Domain Analysis (FODA) Feasibility Study. CUM/SEI-90-TR 21 (1990)

    Google Scholar 

  9. Kishi, T., Noda, N.: Aspect-Oriented Context Modeling for Embedded Systems. In: Aspect-Oriented Requirements Engineering and Architecture Design (Early Aspects 2004) (2004)

    Google Scholar 

  10. Kishi, T., et al.: Project Report: High Reliable Object-Oriented Embedded Software Design. In: The 2nd IEEE Workshop on Software Technology for Embedded and Ubiquitous Computing Systems, WSTFEUS 2004 (2004)

    Google Scholar 

  11. Kishi, T., Noda, N.: Design Testing for Product Line Development based on Test Scenarios. In: International Workshop on Software Product Line Testing, SPLiT 2004 (2004)

    Google Scholar 

  12. Lilius, J., Paltor, I.P.: vUML: a Tool for Verifying UML Models. TUCS Technical Report No. 272 (1999)

    Google Scholar 

  13. Northrop, L.M.: SEI’s Software Product Line Tenets. IEEE Software 19(4), 32–40 (2002)

    Article  Google Scholar 

  14. http://www.eclipseuml.com/

  15. Schäfer, T., Knapp, A., Merz, S.: Model Checking UML State Machines and Collaborations. Electronic Notes in Theoretical Computer Science 55(3) (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kishi, T., Noda, N., Katayama, T. (2005). Design Verification for Product Line Development. In: Obbink, H., Pohl, K. (eds) Software Product Lines. SPLC 2005. Lecture Notes in Computer Science, vol 3714. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11554844_18

Download citation

  • DOI: https://doi.org/10.1007/11554844_18

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-28936-4

  • Online ISBN: 978-3-540-32064-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics