Skip to main content

A Novel Approach to the Design of a Linearized Widely Tunable Very Low Power and Low Noise Differential Transconductor

  • Conference paper
Book cover Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2005)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 3728))

  • 1290 Accesses

Abstract

In this paper, a novel economically linearized widely tunable very low power and low noise differential transconductor is proposed and compared with the conventional differential pair. The application of the resulted transconductor as a negative resistor is presented. The linearity, power, noise, speed, and tunability performances are simulated, discussed, and compared with the conventional differential pair’s.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Hamid Reza Sadr, M.N.: A Novel Linear, Low Noise, Low Power Differential Transconductor & A Novel Linearization Technique. In: 10th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2003, December 2003, vol. II, pp. 412–415 (2003)

    Google Scholar 

  2. Hamid Reza Sadr, M.N.: A Novel Approach to the Linearization Of the Differential Transconductors. In: IEEE International Symposium on Circuits and Systems, ISCAS 2004, vol. I, pp. 1020–1023 (2004)

    Google Scholar 

  3. Li, D.: Theory and design of Active LC filters on silicon, Ph.D. thesis, Columbia University (2000)

    Google Scholar 

  4. Kuhn, W.B.: Design of Integrated, Low power, Radio Receivers in BiCMOS Technologies, Ph.D. thesis, faculty of Virginia Polytechnic Institute and State University (1996)

    Google Scholar 

  5. Cheung, D.: 10-MHz 60-dB Dynamic-Range 4th-order Butterworth low pass filter, M.Sc. thesis, Department of Electrical and Electronics Engineering, Hong Kong University of Science and Technology (1996)

    Google Scholar 

  6. Schaumann, R.: Continuous-time Integrated Filters - A Tutorial. In: Tsividis, Y.P., Voorman, J.O. (eds.) Integrated Continuous- Time Filters, pp. 3–14. IEEE Press, New York

    Google Scholar 

  7. Wu, P., Schaumann, R., Latham, P.: Design considerations for common-mode feedback circuits in fully-differential operational transconductance amplifiers with tuning. In: IEEE International Symposium on circuits and Systems, June 1991, vol. 5, p. Xlviii+3177 (1991)

    Google Scholar 

  8. Czarnul, Z., Takagi, S.: Design of linear tunable CMOS differential transconductor cells. Electronics Letters 26(21), 1809–1811 (1990)

    Article  Google Scholar 

  9. Szczepanski, S., Jakusz, J., Schaumann, R.: A Linear Fully Balanced CMOS OTA for VHF Filtering Applications. IEEE Trans. Circuits Syst. II 44(3), 174–187 (1997)

    Article  Google Scholar 

  10. Tsividis, Y.P.: Integrated Continuous-time Filter Design. In: IEEE 1993 custom integrated circuits conference

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hamid Reza Sadr, M.N. (2005). A Novel Approach to the Design of a Linearized Widely Tunable Very Low Power and Low Noise Differential Transconductor. In: Paliouras, V., Vounckx, J., Verkest, D. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005. Lecture Notes in Computer Science, vol 3728. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11556930_73

Download citation

  • DOI: https://doi.org/10.1007/11556930_73

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-29013-1

  • Online ISBN: 978-3-540-32080-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics