Abstract
This paper presents an integrated methodology and a tool for system-level low power/energy co-synthesis for real-time embedded systems. Voltage scheduling (VS) is being applied to utilize the inherent slacks in the system. The voltage schedule is generated based on a global view of all tasks’ mapping and their energy profiles. The tool explores the three dimensional design space (performance-power-cost) to find implementations that offer the best trade-off among these design objectives. Unnecessary power dissipation is prevented by refining the allocation/binding in an additional synthesis step. The experimental results show that our approach remarkably improves the efficiency of VS and leads to additional energy savings, especially for applications with stringent delay constraints.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Münzenberger, R., Dörfel, M., Hofmann, R., Slomka, F.: A General Time Model for the Specification and Design of Embedded Real-Time Systems. Microelectronics Journal 34, 989–1000 (2003)
Mohsen, A., Hofmann, R.: Characterizing Power Consumption and Delay of Functional/Library Components for Hardware/Software Co-design of Embedded Systems. In: The 15th IEEE International Workshop on Rapid System Prototyping (RSP 2004), Geneva, pp. 45–52 (2004)
Thiele, L., Chakraborty, S., Gries, M., Künzli, S.: Design Space Exploration of Network Processor Architectures. Network Processor Design: Issues and Practices 1 (October 2002)
Teich, J., Blickle, T., Thiele, L.: An Evolutionary Approach to System-Level Synthesis. In: The 5th International Workshop on Hardware/Software Co-Design (Codes/CASHE 1997) (March 1997)
Slomka, F., Dörfel, M., Münzenberger, R., Hofmann, R.: Hardware/Software Codesign and Rapid Prototyping of Embedded Systems. IEEE Design & Test of Computers, 28–38 (2000)
Ljolo, M., Raghunathan, A., Dey, S., Lavagno, L., Sangiovanni-Vincentelli, A.: Efficient Power Estimation Techniques for HW/SW systems. In: Proc. of the IEEE VOLTA 1999 International Workshop on Low Power Design, Italy, pp. 191–199 (1999)
Bambha, N., Bhattacharyya, S., Teich, J., Zitzler, E.: Hybrid Global/Local Search for Dynamic Voltage Scaling in Embedded Multiprocessor. In: Proc. of the 1st International symposium on Hardware/Software Co-design (CODES 2001), pp. 243–248 (2001)
Gruian, F.: System-Level Design Methods for Low Energy Architectures Containing Variable Voltage Processors. In: Proc. of Power-Aware Computing Systems Workshop, Cambridge, MA, US, November 12 (2000)
Gruian, F., Kuchcinski, K.: LEneS: Task-Scheduling for Low Energy Systems Using Variable Supply Voltage Processors. In: Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC 2001), pp. 449–455 (2001)
Schmitz, M., Al-Hashimi, B., Eles, P.: Synthesizing Energy-efficient Embedded Systems with LOPOCOS. Design Automation for Embedded Systems 6, 401–424 (2002)
Mohsen, A., Hofmann, R.: Power Modeling, Estimation, and Optimization for Automated Co-design of Real-Time Embedded Systems. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol. 3254, pp. 643–651. Springer, Heidelberg (2004)
Mitschele-Thiele and Slomka, F.: Co-design with SDL/MSC. IT Press (1999)
Pering, T., Burd, T., Broderson, R.: The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. In: ISELPED 1998, Monterey, CA, USA, August 10-12, pp. 76–81. ACM, New York (2000)
Burd, T., Broderson, R.: Design Issues for Dynamic Voltage Scaling. In: Proc. of the 2000 International symposium on Low power electronics and design, Italy, pp. 9–14 (2000)
Schmitz, M., Al-hashimi, B.: Considering Power Variation of DVS Processing Elements for Energy Minimization in Distributed Systems. In: Proc. of the International symposium on System Synthesis (ISSS 2001), pp. 250–255 (2001)
Zitzler, E., Laumanns, M., Thiele, L.: SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In: Evolutionary Methods for Design, Optimization, and Control, CIMNE, Barcelona, Spain, pp. 95–100 (2002)
Topcuouglu, H., Hariri, S., Wu, M.: Performance-effective and Low-complexity Task Scheduling for Heterogeneous Computing. IEEE Transactions on Parallel and Distributed Systems 13(3), 260–274 (2002)
The Wallenberg Laboratory for Research on Information Technology and Autonomous Systems, Available at http://www.ida.liu.se/ext/witas
Dick, R., Rhodes, D., Wolf, W.: TGFF: Tasks Graphs for Free. In: Proc. of International Workshop on Hardware/Software Codesign (March 1998)
Landman, P.: Low-Power Architectural Design Methodologies, Ph.D. Thesis, U.C. Berkeley (August 1994)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mohsen, A., Hofmann, R. (2005). Efficient Voltage Scheduling and Energy-Aware Co-synthesis for Real-Time Embedded Systems. In: Srikanthan, T., Xue, J., Chang, CH. (eds) Advances in Computer Systems Architecture. ACSAC 2005. Lecture Notes in Computer Science, vol 3740. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11572961_2
Download citation
DOI: https://doi.org/10.1007/11572961_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29643-0
Online ISBN: 978-3-540-32108-8
eBook Packages: Computer ScienceComputer Science (R0)