Abstract
Unending quest for performance improvement coupled with the advancements in integrated circuit technology have led to the development of new architectural paradigm. Speculative multithreaded architecture (SpMT) philosophy relies on aggressive speculative execution for improved performance. However, aggressive speculative execution comes with a mixed flavor of improving performance, when successful, and adversely affecting the performance (and energy consumption) because of useless computation in the event of mis-speculation. Dynamic instruction criticality information can be applied to control and guide such an aggressive speculative execution.
In this paper, we propose a model to determine the dynamic instruction criticality of SpMT execution. We have also developed two novel techniques, utilizing the criticality information, namely delaying the non-critical loads and the criticality based thread-prediction for reducing useless computations. Our experiments with criticality based speculation control show a significant reduction in useless computation with little reduction in speedup.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Fields, B., Rubin, S., Bodik, R.: Focusing Processor Policies via Critical-path Prediction. In: Proc. of Intl. Symp. on Computer Architecture (2001)
Franklin, M.: Multiscalar Processors. Kluwer Academic Publishers, Dordrecht (2002)
Tune, E., Tullsen, D.M., Calder, B.: Quantifying Instruction Criticality. In: Proc. of Intl. Conf. on Parallel Architectures and Compilation Techniques (2002)
Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control For Energy Reduction. In: Proc. of Intl. Symp. on Computer Architecture (1998)
Grunwald, D., Klauser, A., Manne, S., Pleszkun, A.: Confidence Estimation for Speculation Control. In: Proc. of Intl. Symp. on Computer Architecture (1998)
Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning Confidence to Conditional Branch Predictions. In: Proceedings of Intl. Symp. on Microarchitecture (1996)
Aragon, J.L., Gonzalez, J., Gonzalez, A.: Power-Aware Control Speculation Through Selective Throttling. In: Proc. of Intl. Symp. on High Performance Computer Architecture (2003)
Ascia, G., Catania, V., Palesi, M., Patti, D.: A System-level Framework for Evaluating Area/Performance/Power Trade-offs of VLIW-based Embedded Systems. In: Asia and South Pacific Design Automation Conference (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nagpal, R., Bhowmik, A. (2005). Criticality Based Speculation Control for Speculative Multithreaded Architectures. In: Cao, J., Nejdl, W., Xu, M. (eds) Advanced Parallel Processing Technologies. APPT 2005. Lecture Notes in Computer Science, vol 3756. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11573937_6
Download citation
DOI: https://doi.org/10.1007/11573937_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29639-3
Online ISBN: 978-3-540-32107-1
eBook Packages: Computer ScienceComputer Science (R0)