Skip to main content

Energy-Constrained Prefetching Optimization in Embedded Applications

  • Conference paper
Embedded and Ubiquitous Computing – EUC 2005 (EUC 2005)

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 3824))

Included in the following conference series:

Abstract

In energy-constrained settings, most low-power compiler optimization techniques take the approach of minimizing the energy consumption while meeting no performance loss. However, it is possible that the available energy budget is not sufficient to meet the optimal performance objective. To limit energy consumption within a given energy budget, energy-constrained optimization approach is more significant. In this paper, we present an energy-constrained prefetching optimization approach through which memory or CPU stalls (caused by too early or too late prefetching) can be reduced so that energy budget is met. Optimal performance objective is achieved under a given energy budget. We evaluate the effectiveness of our energy-constrained prefetching optimization approach through simulations.

This work was supported by the National High Technology Development 863 Program of China under Grant No. 2002AA1Z2101 and No. 2004AA1Z2210.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Qu, G.: What is the Limit of Energy Saving by Dynamic Voltage Scaling? In: ICCAD, pp. 560–563 (2001)

    Google Scholar 

  2. Saputra, H., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Hu, J.S., Hsu, C.-H., Kremer, U.: Energy-Conscious Compilation Based on Voltage Scaling. In: LCTES 2002-SCOPES 2002, Berlin, Germany, June 19-21 (2002)

    Google Scholar 

  3. Xie, F., Martonosi, M., Malik, S.: Compile-Time Dynamic Voltage Scaling Settings: Opportunities and Limits. In: PLDI 2003, San Diego, California, USA, June 9-11 (2003)

    Google Scholar 

  4. Kwon, W.-C., Kim, T.: Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors. In: DAC 2003, Anaheim, California, USA, June 2-6 (2003)

    Google Scholar 

  5. Fan, X., Ellis, C.S., Lebeck, A.R.: The Synergy between Power-aware Memory Systems and Processor Voltage Scaling. In: Falsafi, B., VijayKumar, T.N. (eds.) PACS 2003. LNCS, vol. 3164, pp. 164–179. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  6. Mowry, T.C.: Tolerating Latency Through Software-Controlled Data Prefetching. Ph.D. thesis, Stanford University, Computer System Laboratory (March 1994)

    Google Scholar 

  7. Chen, S., Gibbons, P.B., Mowry, T.C.: Improving Index Performance through Prefetching. In: Proceedings of the 2001 SIGMOD International Conference on Management of Data, May 2001, pp. 235–246 (2001)

    Google Scholar 

  8. Badawy, A.-H., Aggarwal, A., Yeung, D., Tseng, C.-W.: The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. Journal of Instruction-Level Parallelism (June 2004)

    Google Scholar 

  9. Bianchini, R., Lim, B.-H.: Evaluating the Performance of Multithreading and Prefetching in Multiprocessors. Journal of Parallel and Distributed Computing (JPDC), special issue on Multithreading for Multiprocessors (August 1996)

    Google Scholar 

  10. Hsu, C., Kremer, U., Hsiao, M.: Compiler-Directed Dynamic Voltage/Frequency Scheduling for Energy Reduction in Microprocessors. In: International Symp. on Low Power Electronics and Design (ISLPED), August 2001, pp. 275–278 (2001)

    Google Scholar 

  11. Hsu, C.-H.: Compiler-Directed Dynamic Voltage and Frequency Scaling for CPU Power and Energy Reduction. Ph.D. Dissertation. New Brunswick, New Jersey (October 2003)

    Google Scholar 

  12. Pouwelse, J., Langendoen, K., Sips, H.: Dynamic Voltage Scaling on a Low-Power Microprocessor. In: Seventh Annual International Conference on Mobile Computing and Networking 2001, pp. 251–259 (2001)

    Google Scholar 

  13. Crusoe Processor Model TM5700/TM5900 Data Book, http://www.transmeta.com/crusoe_docs/tm5900_databook_040204.pdf

  14. Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. CS TR 1342, University of Wisconsin-Madison (June 1997)

    Google Scholar 

  15. Chen, J., Dong, Y., Yang, X.-J.: Energy Optimization for Software Prefetching in Embedded Applications. In: Proceedings of Asia and South Pacific International Conference on Embedded SoCs (ASPICES 2005), Bangalore, India, July 5-8 (2005)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chen, J., Dong, Y., Yi, Hz., Yang, Xj. (2005). Energy-Constrained Prefetching Optimization in Embedded Applications. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_29

Download citation

  • DOI: https://doi.org/10.1007/11596356_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-30807-2

  • Online ISBN: 978-3-540-32295-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics