Abstract
In this paper, we present a novel intra-task Dynamic Voltage Scheduling (DVS) algorithm based on the knowledge of frequently executed paths in the control flow graph for real-time embedded systems. The basic idea is to construct a common path composing all the frequently executed paths (hot-paths) and perform DVS scheduling based on this common path, rather than the most probable path. We compare the performance (energy consumption) of our algorithm with a recently proposed algorithm. Our simulation results show that the proposed algorithm performs better than the existing algorithm for most of the simulated conditions. We also identify interesting research problems in this context.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Pillai, P., Shin, K.G.: Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems. In: ACM Symp. on O.S Principles, pp. 89–102 (2001)
Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: Proc. of ACM Design Automation Conference(DAC), pp. 806–809 (2000)
Shin, D., Kim, J., Lee, S.: Intra-task voltage scheduling on DVS-enabled hard real-time systems. IEEE transactions on CAD 24(9) (September 2005)
Shin, D., Kim, J., Lee, S.: Intra-task Voltage Scheduling for Low-energy Hard Real-Time Applications. IEEE D & T of Comp. 18(2), 20–30 (2001)
Seo, J., Kim, T., Chung, K.S.: Profile-Based Optimal Intra-task Voltage Scheduling for Hard Real-Time Applications. In: Proc. of ACM Design Automation Conference(DAC), pp. 87–92 (June 2004)
Transmeta Corporation. Crusoe Processor (June 2000), http://www.transmeta.com
Ball, T., Mataga, P., Sagiv, M.: Edge Profiling versus Path Profiling: The Showdown. In: Proc. of ACM SIGPLAN-SIGACT symposium on principles of programming languages, pp. 134–148 (January 1998)
Anil Kumar, G.S., Manimaran, G.: An intra-task DVS algorithm exploiting path probabilities for real-time systems. SIGBED Review, special issue on 11th IEEE RTAS Work-in-Progress 2(2) (April 2005)
El-Rewini, H., Ali, H.H.: Static Scheduling of Conditional Branches in Parallel Programs. Journal of parallel and Distributed Comp. 24, 41–54 (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sudha Anil Kumar, G., Manimaran, G. (2005). An Intra-task DVS Algorithm Exploiting Program Path Locality for Real-Time Embedded Systems. In: Bader, D.A., Parashar, M., Sridhar, V., Prasanna, V.K. (eds) High Performance Computing – HiPC 2005. HiPC 2005. Lecture Notes in Computer Science, vol 3769. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11602569_26
Download citation
DOI: https://doi.org/10.1007/11602569_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30936-9
Online ISBN: 978-3-540-32427-0
eBook Packages: Computer ScienceComputer Science (R0)