Abstract
Protecting software and data becomes more and more important, especially, when sensitive or expensive software is executed on remote hosts. This protection includes copy protection, prevention of disassembling, prevention of altering the program flow and protection of processed data. For personal computers protection is more focused on copy protection. However, providing extended security to prevent data and algorithm disclosure is very important to increase the acceptance for GRID computing.
In this paper we present a cache design for a secure combined hardware and software architecture called SAM. For SAM, the cache provides transparent encryption/decryption and content verification using hash values. Additionally, the cache has to consider different memory views and protection levels as well as support for protected shared memory, a key feature of SAM.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Platte, J., Naroska, E.: A combined hardware and software architecture for secure computing. In: CF 2005: Proceedings of the 2nd conference on Computing frontiers, pp. 280–288. ACM Press, New York (2005)
Gaisler, J.: LEON2 Processor User’s Manual - XST Edition (Version 1.0.24). Gaisler Research (2003), http://www.gaisler.com/doc/leon2-1.0.24-xst.pdf
Cohen, B.: AES-hash (2001), http://csrc.nist.gov/CryptoToolkit/modes/proposedmodes/aes-hash/aeshash.pdf
Gassend, B., Clarke, D., Suh, G.E., van Dijk, M., Devadas, S.: Caches and Hash Trees for Efficient Memory Integrity Verification. In: Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA-9) (2003)
Microsystems, S.: Java card security white paper (2001), http://java.sun.com/products/javacard/JavaCardSecurityWhitePaper.pdf
Yee, B.: Using secure coprocessors. PhD thesis, Carnegie Mellon University (1994)
Arnold, T.W., Van Doorn, L.P.: The IBM PCIXCC: A new cryptographic coprocessor for the IBM eServer. IBM Journal of Research and Development 48, 475–487 (2004)
Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: AEGIS: architecture for tamper-evident and tamper-resistant processing. In: Proceedings of the 17th annual international conference on Supercomputing, pp. 160–171. ACM Press, New York (2003)
NIST: Specification for the Advanced Encryption Standard (AES) - Federal Information Processing Standards Publication 197. National Institute of Standards and Technology (2001), http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
TCG Trusted computing group (2005), http://www.trustedcomputing.org
Bellard, F.: QEMU (2005), http://fabrice.bellard.free.fr/qemu
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Platte, J., Naroska, E., Grundmann, K. (2006). A Cache Design for a Security Architecture for Microprocessors (SAM). In: Grass, W., Sick, B., Waldschmidt, K. (eds) Architecture of Computing Systems - ARCS 2006. ARCS 2006. Lecture Notes in Computer Science, vol 3894. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11682127_31
Download citation
DOI: https://doi.org/10.1007/11682127_31
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-32765-3
Online ISBN: 978-3-540-32766-0
eBook Packages: Computer ScienceComputer Science (R0)