Abstract
The paper includes a proposal of a new approach of synthesis of fault tolerant multiprocessors systems. Optimal task scheduling and optimal partition at resources are basic problems in high-level synthesis of computer systems. Coherent synthesis may have a practical application in developing tools for computers aided design of such systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Berrojo, L., Corno, F., Entrena, L., Gonzales, I., Lopez, C., Sonza Reorda, M., Squillero, G.: An industrial environment for high-level fault tolerant structures insertion and validation. In: Proc. 20th IEEE VLSI Test Symp. Monterey, pp. 229–236 (2002)
Blazewicz, J., Drabowski, M., Weglarz, J.: Scheduling multiprocessor tasks to minimize schedule length. IEEE Trans. Computers C-35(5), 389–393 (1986)
Chen, L., Dey, S., Sanchez, P., Sekar, K., Chen, Y.: Embedded hardware and software self-testing methodologies for processor cores. In: Proc. 37th Design Automation Conf., Los Angeles, pp. 625–630 (2000)
Drabowski, M.: Co-synthesis of real time system. In: Processing of IX Conference Real time systems. The Silesian University of Technology, pp. 279–289 (2002)
Drabowski, M.: Coherent synthesis of real time systems – the neural approach. In: Modern problems of Real Time Systems, WNT, Warszawa, pp. 13–24 (2004)
Drabowski, M., Czajkowski, K.: Coherent Synthesis of Heterogeneous System - a Tabu Search Approach. In: Proceedings of Artificial Intelligence Studies. Proceedings on VII Int. Conference AI’20/2005, Siedlce, vol. 2(25), pp. 139–147 (2005)
Drabowski, M., Czajkowski, K.: Task scheduling in coherent co-synthesis of computer system. In: Image Analysis, Computer Graphics, Security Systems and Artificial Intelligence Applications, Bialystok, vol. 15, pp. 53–62 (2005)
Drabowski, M., Wantuch, E.: Coherent concurrent tasks scheduling and resources assignment in dependable system design. In: Proc. of European Safety & Reliability Conference, London, pp. 487–495 (2005)
Drabowski, M., Wantuch, E.: Concurrent synthesis of heterogeneous information systems - deterministic approach. In: Proceedings of Int. Congress InBus, Krakow, pp. 53–58 (2004)
Oh., H., Ha, S.: Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints. In: Proceedings of tenth Int. Conf. on Hardware / Software codesign, pp. 133–138. IEEE Computer Society Press, Los Alamitos (2002)
Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Reliability-aware Cosynthesis for Embedded Systems. In: Proc. of ASAP 2004, pp. 41–50 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Drabowski, M., Czajkowski, K. (2006). Minimizing Cost and Minimizing Schedule Length in Synthesis of Fault Tolerant Multiprocessors Systems. In: Wyrzykowski, R., Dongarra, J., Meyer, N., Waśniewski, J. (eds) Parallel Processing and Applied Mathematics. PPAM 2005. Lecture Notes in Computer Science, vol 3911. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11752578_119
Download citation
DOI: https://doi.org/10.1007/11752578_119
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-34141-3
Online ISBN: 978-3-540-34142-0
eBook Packages: Computer ScienceComputer Science (R0)