Skip to main content

Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 4096))

Abstract

In this paper we propose a novel deblocking filter architecture using register array structure for standard video codec hardware. The proposed register array consists of multiple sub-macroblocks for a single macroblock and several sub-macroblock registers for the up and left neighboring macroblocks. The operation procedure of the register array is also presented. The proposed register array achieves fast operating speed and small circuit size at the same time.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T) Rec. H.264/ISO/IEC 14 496-10 AVC. Document JVTG050. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG (2003)

    Google Scholar 

  2. Wiegand, T., Sullivan, G., Bjntegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Technol. 13, 560–576 (2003)

    Article  Google Scholar 

  3. Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., Wedi, T.: Video coding with H.264/AVC: Tools, performance, and complexity. IEEE Mag. Circuits and Syst. 4, 7–28 (2004)

    Article  Google Scholar 

  4. List, P., Joch, A., Lainema, J., Bjontegaard, G., Karczewicz, M.: Adaptive deblocking filter. IEEE Trans. Circuits Syst. Video Technol. 13, 614–619 (2003)

    Article  Google Scholar 

  5. Sima, M., Zhang, Y.Z., An, W.: An efficient architecture for adaptive deblocking filter of h.264/AVC video coding. IEEE Trans. Consum. Electron. 50, 292–296 (2004)

    Article  Google Scholar 

  6. Li, L., Goto, S., Ikenaga, T.: A highly parallel architecture for deblocking filter in H.264/AVC. IEICE Trans. Inf. & Syst. E88-D, 1623–1629 (2005)

    Article  Google Scholar 

  7. Huang, Y.W., Chen, T.W., Hsieh, B.Y., Wang, T.C., Chang, T.H., Chen, L.G.: Architecture design for deblocking filter in H.264/JVT/AVC. In: IEEE Proc. Int. Conf. Multimedia and Expo 2003, vol. 1, pp. 693–696 (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bae, J., Park, N., Lee, SW. (2006). Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter. In: Sha, E., Han, SK., Xu, CZ., Kim, MH., Yang, L.T., Xiao, B. (eds) Embedded and Ubiquitous Computing. EUC 2006. Lecture Notes in Computer Science, vol 4096. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802167_81

Download citation

  • DOI: https://doi.org/10.1007/11802167_81

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36679-9

  • Online ISBN: 978-3-540-36681-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics