Skip to main content
SpringerLink
Log in

Integrating Custom Instruction Specifications into C Development Processes

  • Conference paper
Reconfigurable Computing: Architectures and Applications (ARC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3985))

Included in the following conference series:

  • 971 Accesses

Abstract

We describe a new approach for creating hardware description language (HDL) specifications for custom instructions, to form part of the instruction-set architecture (ISA) of an application specific instruction set processor (ASIP). Our approach integrates fully into the traditional C development process, binding tightly with software source code and simplifying the ASIP optimisation process. Our tool is also free software, facilitating its use in future research.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Alomary, A., Nakata, T., Honma, Y., Imai, M., Hikichi, N.: An ASIP instruction set optimization algorithm with functional module sharing constraint. In: Proc. ICCAD, pp. 526–532. IEEE Computer Society Press, Los Alamitos (1993)

    Google Scholar 

  2. Anonymous. Nios II Custom Instruction User Guide. Manual UG-N2CSTNST-1.2, Altera Corporation (2004)

    Google Scholar 

  3. ARC International. Home page (accessed January 16, 2006), http://www.arc.com/

  4. ARC International. Integrated profiler, (accessed 16 January 06), http://www.arc.com/software/developmenttools/codeprofiling/integratedprofiler.html

  5. ASIP Meister. Home page, (accessed January 16, 2006), http://www.eda-meister.org/asip-meister/

  6. Binh, N.N., Imai, M., Shiomi, A., Hikichi, N.: A hardware/software partitioning algorithm for designing pipelined ASIPs with least gate counts. In: Proc. DAC, pp. 527–532. ACM Press, New York (1996)

    Google Scholar 

  7. Cheung, N., Henkel, J., Parameswaran, S.: Rapid configuration and instruction selection for an ASIP: a case study. In: Proc. DATE, Washington, DC, USA, p. 10802. IEEE Computer Society, Los Alamitos (2003)

    Google Scholar 

  8. Coware Corporation. LisaTEK Datasheet (accessed January 16, 2006), http://www.coware.com/PDF/products/LISATek.pdf

  9. Free Software Foundation. GNU Compiler Collection (accessed January 16, 2006), http://gcc.gnu.org/

  10. Gonzalez, R.E.: Xtensa — A configurable and extensible processor. IEEE Micro 20(2), 60–70 (2000)

    Article  MathSciNet  Google Scholar 

  11. Goodwin, D., Petkov, D.: Automatic generation of application specific processors. In: Proc. CASES, pp. 137–147. ACM Press, New York (2003)

    Google Scholar 

  12. Grattan, B., Stitt, G., Vahid, F.: Codesign-extended applications. In: Proc. 10th Int. Symp. Hardware/Software Codesign, pp. 1–6 (2002)

    Google Scholar 

  13. Gupta, R.K., Micheli, G.D.: Hardware-software cosynthesis for digital systems. IEEE Des. Test 10(3), 29–41 (1993)

    Article  Google Scholar 

  14. Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: A free, commercially representative embedded benchmark suite. In: Proc. 4th IEEE Workshop on Workload Characterization (2001)

    Google Scholar 

  15. Jain, M.K., Balakrishnan, M., Kumar, A.: ASIP Design Methodologies: Survey and issues. In: Proc. VLSID, Washington, DC, USA, p. 76. IEEE Computer Society, Los Alamitos (2001)

    Google Scholar 

  16. Lampret, D.: OpenRISC 1200 (accessed January 16, 2006), http://www.opencores.org/

  17. Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In: Int. Symp. Microarchitecture, pp. 330–335 (1997)

    Google Scholar 

  18. Imai, M.: ASIP Meister - DAC participation information (accessed January 16, 2006), http://www.sigda.org/programs/UniversityBooth/Ubooth2002/p/infodetail.html

  19. Micheli, G.D., Wolf, W., Ernst, R.: Readings in Hardware/Software Co-Design. Morgan Kaufmann Publishers Inc., San Francisco (2001)

    Google Scholar 

  20. OAR Corporation. RTEMS (accessed January 16, 2006), http://www.rtems.com/

  21. Scharwaechter, H., Kammler, D., Wieferink, A., Hohenauer, M., Zeng, J., Karuri, K., Leupers, R., Ascheid, G., Meyr, H.: ASIP Architecture Exploration for Efficient IPSec Encryption: A Case Study. In: Schepers, H. (ed.) SCOPES 2004. LNCS, vol. 3199, pp. 33–46. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  22. Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.: Synthesis of custom processors based on extensible platforms. In: Proc. ICCAD, pp. 641–648 (2002)

    Google Scholar 

  23. Tensilica Corporation. Home page, http://www.tensilica.com/

  24. Tensilica Corporation. TIE: Product brief (accessed January 16, 2006), http://www.tensilica.com/pdf/TIE_T1050.qxd.pdf

  25. Vassiliadis, D., Kavvadias, N., Theodoridis, G., Nikolaidis, S.: A RISC architecture extended by an efficient tightly coupled reconfigurable unit. In: Proc. ARC (2005)

    Google Scholar 

  26. Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: Chimaera: a high-performance architecture with a tightly-coupled reconfigurable functional unit. In: Proc. 27th Int. Symp. Computer Architecture, pp. 225–235 (2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, University of York, York, YO10 5DD, UK

    Jack Whitham & Neil Audsley

Authors
  1. Jack Whitham
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Neil Audsley
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. TU Delft, Computer Engineering Laboratory, EEMCS, The Netherlands

    Koen Bertels

  2. IST/INESC-ID, Lisboa, Portugal

    João M. P. Cardoso

  3. TUDelft., Computer Engineering Lab, Postbus 5031, 2600 GA, Delft, The Netherlands

    Stamatis Vassiliadis

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Whitham, J., Audsley, N. (2006). Integrating Custom Instruction Specifications into C Development Processes. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_52

Download citation

  • DOI: https://doi.org/10.1007/11802839_52

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36708-6

  • Online ISBN: 978-3-540-36863-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation