Abstract
An adiabatic charge-pump based charge recycling design was proposed in [1]. It was shown to save upto 15% energy on several DSP systems with no performance loss. In this paper, we illustrate new charge source multiplexing techniques that are especially targeted towards SRAM arrays. The trigger control mechanism for charge sharing, additionally, can be derived from the application level characteristics rather than from circuit level attributes. These two methods help minimize the charge sharing energy dissipation. The SPICE level simulation results show that the proposed scheme reduces energy consumption in L2 caches by 24.9% with no performance loss.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Manne, V., Tyagi, A.: An Adiabatic Charge Pump Based Charge Recycling Design Style. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 299–308. Springer, Heidelberg (2003)
Pylarinos, L.: Charge Pumps: An Overview. In: Rogers Sr., E.S. (ed.) Department of Electrical and Computer Engineering, University of Toronto
Dickson, J.: On-chip High-Voltage Generation in NMOS Integrated Circuits Using an Improved Voltage Multiplier Technique. IEEE Journal of Solid-State Circuits 11(6), 374–378 (1976)
International Technology Roadmap for Semiconductors, 2003 Edition (2004 Update), Executive Summary, URL: http://public.itrs.net
Berkeley Predictive Technology Model, URL: http://www-device.eecs.berkeley.edu ; Now known as Predictive Technology Model, URL: http://www.eas.asu.edu/~ptm
Star-HSPICE 2001.4 Avant! Corporation
Hp-Compaq Corporation
Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Sciences Department Technical report #1342. University of Wisconsin-Madison (June 1997)
Standard Performance Evaluation Corporation, URL: http://www.specbench.org/osg/cpu2000/
NEC Electronics eDRAM Process Advantages, URL: http://www.necel.com/process/en/edramprocess.html
Wilton, S.J.E., Jouppi, N.P.: An Enhanced Access and Cycle Time Model for On-Chip Caches. WRL Research Technical Report 93/5 (July 1994)
Roy, K., Prasad, S.C.: Low-Power CMOS VLSI Circuit Design. John Wiley & Sons, INC., Chichester (2000)
Mukhopadhyay, S., Raychowdhury, A., Roy, K.: Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling. In: Proceedings of 40th Design Automation Conference (DAC 2003), pp. 169–174 (2003)
Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufman, CA (2003)
Rabey, J., Chandrakasan, A., Nikolić, B.: Digital Integrated Circuits. Prentice Hall, Englewood Cliffs (2003)
Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proceedings of 29th Annual International Symposium on Computer Architecture, pp. 148–157. IEEE CS Press, Los Alamitos (2002)
Gomathisankaran, M., Tyagi, A.: WARM Sram: A novel scheme to reduce leakage energy in SRAM Arrays. In: ISVLSI 2004 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Keung, KM., Tyagi, A. (2006). SRAM CP: A Charge Recycling Design Schema for SRAM. In: Vounckx, J., Azemard, N., Maurine, P. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2006. Lecture Notes in Computer Science, vol 4148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11847083_10
Download citation
DOI: https://doi.org/10.1007/11847083_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-39094-7
Online ISBN: 978-3-540-39097-8
eBook Packages: Computer ScienceComputer Science (R0)