Abstract
A new operation mode for a lateral unified-complementary BiCMOS (hereafter abbreviated as U-CBiCMOS) buffer driver based on a partially depleted CMOS/SOI process is proposed. The scheme utilizes a gated npn or pnp BJT inherent to a n- or p-channel MOSFET. Forward current is applied to the base terminal of the channel MOSFET, with a normal pull-up or pull-down MOSFET as a current source, where each drain terminal is connected to the corresponding base terminal of the buffer. A new logic scheme is designed to feed an input signal to the gates of the pull-up and pull-down MOSFETs, rather than to those of the n- and p-channel MOSFETs as in our previous work, while also keeping both the n- and p-channel MOSFETs inactive and activating either the lateral npn or pnp BJT. A clock generator composing of the ring oscillator with a 21-stage CMOS inverter driven by the U-CBiCMOS buffer driver is designed. Circuit simulation using 0.35μm BSIM3v3 model parameters for the MOSFETs and a current gain of β F = 100 for the BJTs revealed the speed of the U-CBiCMOS buffer driver to be more than 4 times faster than that of an equivalent 4-stage CMOS (4SCMOS) inverter designed on the basis of logical effort for driving a load capacitance of 1.417 pF at V dd = 1 V.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998)
Kang, S.-M.K., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design, 2nd edn. WCB/McGraw-Hill (1999)
Kubo, M., Masuda, I., Miyata, K., Ogiue, K.: Perspective on BiCMOS VLSI’s. IEEE Journal of Solid-State Circuits 23(1), 5–11 (1988)
Sun, S.W., Tsui, P.G.Y., Somero, B.M., Klein, J., Pintchovski, F., Yeargain, J.R., Pappert, B.: A 0.4-micron fully complementary BiCMOS technology for advanced logic and microprocessor applications. In: IEEE IEDM Tech. Dig., pp. 85–88 (1991)
Kim, C., Wise, K.D.: Low-voltage electronics for the stimulation of biological neural networks using fully complementary BiCMOS circuits. IEEE Journal of Solid-State Circuits 32(10), 1483–1490 (1997)
Verdonckt-Vandebroek, S., Wong, S., Woo, J., Ko, P.: High-gain lateral bipolar action in a MOSFET structure. IEEE Trans. Electron Devices 38, 2487–2496 (1991)
Parke, S.A., Hu, C., Ko, P.K.: A high-performance lateral bipolar transistor fabricated on SIMOX. IEEE Electron Device Letters 14(1), 33–35 (1993)
Akino, T.: Driving capability by lateral BJT-CMOS inverter. In: Proceedings of SASIMI 2003, pp. 265–271 (April 2003)
Akino, T.: High speed and low energy CMOS inverter powerfully driven by lateral BJT. In: Proceedings of Karuizawa Workshop on Circuits and Systems, pp. 79–84 (April 2003) (in Japanese)
Akino, T.: High speed and low energy lateral BJT-CMOS inverter. In: Proceedings of SASIMI 2004, pp. 73–76 (October 2004)
Akino, T., Matsuura, K., Yasunaga, A.: A high-speed domino CMOS full adder driven by a new unified-BiCMOS inverter. In: Proceedings of ISCAS 2005, Kobe, May 2005, pp. 452–455 (2005)
Sutherland, I., Sproull, B., Harris, D.: Logical Effort - Designing Fast CMOS Circuits. Morgan Kaufmann Publishers Inc., San Francisco (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Akino, T., Hamahata, T. (2006). A Clock Generator Driven by a Unified-CBiCMOS Buffer Driver for High Speed and Low Energy Operation. In: Vounckx, J., Azemard, N., Maurine, P. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2006. Lecture Notes in Computer Science, vol 4148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11847083_22
Download citation
DOI: https://doi.org/10.1007/11847083_22
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-39094-7
Online ISBN: 978-3-540-39097-8
eBook Packages: Computer ScienceComputer Science (R0)