Skip to main content

Design for Volume Manufacturing in the Deep Submicron ERA

  • Conference paper
  • 1143 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4148))

Abstract

The deep sub-micron technologies of today present us with new opportunities and challenges. On one hand the level of integration and available process options enables the development of fully integrated high performance systems (digital, mixed signal and RF) , while on the other hand we have the challenge of designing with increasing manufacturing variation and new electrical /reliability effects to consider. New design tools and methodologies are required. Looking to the past and even the present can give clues for the direction to take for the future. This talk , will describe through concrete examples the challenges overcome in developing design platforms for volume manufacture in the most recent technology nodes, including discussing the most imminent challenges to solve to maximize the benefit from forthcoming technologies.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wilson, R. (2006). Design for Volume Manufacturing in the Deep Submicron ERA. In: Vounckx, J., Azemard, N., Maurine, P. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2006. Lecture Notes in Computer Science, vol 4148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11847083_67

Download citation

  • DOI: https://doi.org/10.1007/11847083_67

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-39094-7

  • Online ISBN: 978-3-540-39097-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics