## Lecture Notes in Computer Science

4186

Commenced Publication in 1973
Founding and Former Series Editors:
Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

#### **Editorial Board**

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Chris Jesshope Colin Egan (Eds.)

# Advances in Computer Systems Architecture

11th Asia-Pacific Conference, ACSAC 2006 Shanghai, China, September 6-8, 2006 Proceedings



#### Volume Editors

Chris Jesshope

University of Amsterdam, Informatics Institute, School of Computer Science Kruislaan 403, 1098 SJ Amsterdam. The Netherlands

E-mail: jesshope@science.uva.nl

Colin Egan

University of Hertfordshire, School of Computer Science College Lane, Hatfield, Hertfordshire AL10 9AB, UK

E-mail: c.egan@herts.ac.uk

Library of Congress Control Number: 2006931938

CR Subject Classification (1998): B.2, B.4, B.5, C.2, C.1, D.4

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743

ISBN-10 3-540-40056-7 Springer Berlin Heidelberg New York ISBN-13 978-3-540-40056-1 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springer.com

© Springer-Verlag Berlin Heidelberg 2006 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 11859802 06/3142 5 4 3 2 1 0

#### **Preface**

On behalf of all of the people involved in the program selection, the program committee members as well as numerous other reviewers, we are both relieved and pleased to present you with the proceedings of the 2006 Asia-Pacific Computer Systems Architecture Conference (ACSAC 2006), which is being hosted in Shanghai on September 6–8, 2006.

This is the 11th in a series of conferences, which started life in Australia, as the computer architecture component of the Australian Computer Science Week. In 1999 it ventured away from its roots for the first time, and the fourth Australasian Computer Architecture Conference was held in the beautiful city of Sails (Auckland, New Zealand). Perhaps it was because of a lack of any other computer architecture conference in Asia or just the attraction of traveling to the Southern Hemisphere but the conference became increasingly international during the subsequent three years and also changed its name to include Computer Systems Architecture, reflecting more the scope of the conference, which embraces both architectural and systems issues. In 2003, the conference again ventured offshore to reflect its constituency and since then has been held in Japan in the beautiful city of Aizu-Wakamatsu, followed by Beijing and Singapore. This year it again returns to China and next year will move to Korea for the first time, where it will be organized by the Korea University.

To understand the scope and constituency of the conference, papers have been submitted from China, Taiwan, Korea, Japan, Australia, the UK, the Netherlands, Brazil, the USA, Norway, Sweden, Iran, Cyprus, India and Romania with the majority of papers coming from the Asia-Pacific region. The scope of the conference can be gleaned by looking at the diversity of submissions, which include papers on processor and network design, reconfigurable computing and operating systems, including both low-level design issues in hardware and systems as well as papers describing large and significant computer-based infrastructure projects. In keeping with the trends in this field, many of the papers that reflect the changing nature of computing systems and the constraints that the industry is working under. For example, there are many papers that reflect the move to concurrency on chip in multi-core devices, and many more are concerned with the significant problems industry will face with stricter budgets in power dissipation.

In addition to the submitted papers we have three keynote presentations. These presentations reflect the changing aspects of our industry as described above. Guang R. Gao, who is the Distinguished Professor of Electrical and Computer Engineering at Delaware University, will give a presentation on his work in programming chip multiprocessors and other highly concurrent systems. Gao's research is closely linked to IBM's recently announced cell processor, and he is developing compilers that enable thousands of processors to work together smoothly and efficiently by dividing various tasks among them. This work is conducted through the Computer Architecture and Parallel Systems Laboratory (CAPSL). Our second keynote speaker is from Europe and represents a key company in the embedded computer systems area. Vladimir Vasekin is a Russian Computer Scientist who was

recruited by ARM Ltd. in 2003. He started his career working in the Kronos Research Group at Novosibirsk University, developing the first 32-bit Russian workstations. While at ARM he has been involved in extensions to the ARM V6 architecture as well as in optimizing power dissipation in systems on chip. Our final invited speaker is Alex Shafarenko, who is professor of Software Engineering at the University of Hertfordshire in the UK and coordinator of the Compiler Technology and Computer Architecture Research Group (CTCA). Shafarenko is undertaking pioneering work in strongly-typed languages for coordinating concurrency in an asynchronous distributed environment.

Finally we would like to thank all of those who worked hard to make ACSAC 2006 a success this year. This includes all of the authors for submitting their work and the program committee and reviewers, without whose significant effort in producing reviews by our deadlines, we would have been unable to put this conference program together. Finally we thank the other General Chairs, Minglu Li of Shanghai Jiao Tong University and Minyi Guo from the University of Aizu for their effort in managing the conference arrangements and last and by no means least, Feilong Tang, also from Shanghai Jiao Tong University, who was in charge of local arrangements.

June 2006 Chris Jesshope
Colin Egan

### **Organization**

#### **General Chairs**

Chris Jesshope University of Amsterdam, Netherlands Minglu Li Shanghai Jia Tong University, China

Minyi Guo University of Aizu, Japan

#### **Program Chair**

Colin Egan University of Hertfordshire, UK

#### **Local Arrangements Chair**

Feilong Tang Shanghai Jia Tong University, China

#### **Program Committee**

Vijayan Asari Old Dominion University, Norfolk, VA, USA

Lim Hock Beng National University of Singapore
Sangyeun Cho University of Pittsburgh, USA
Lynn Choi Korea University Seoul, South Korea
Bruce Christianson University of Hertfordshire, UK

Oliver Diessel University of New South Wales, Australia

Colin Egan University of Hertfordshire, UK Skevos Evripidou University of Cyprus, Cyprus Michael Freeman University of York, UK

Guang G. Gao CAPSL, University of Delaware, USA Jean-Luc Gaudiot University of California, Irvine, USA

Alex Gontmakher Technion, Israel
Minyi Guo Aizu University, Japan
Gernot Heiser National ICT, Australia

Wei-Chung Hsu
Chris Jesshope
University of Minnesota, Twin-Cities, USA
University of Amsterdam, Netherlands
University of Nebraska-Lincoln, USA
Jeremy Jones
Trinity College, Dublin, Ireland

Norman P. Jouppi Hewlett Packard, USA

Feipei Lai National Technological University, Walden, USA

Minglu Li Shanghai Jiao Tong University, China
Philip Machanick University of Queensland, Australia
Worawan Marurngsith Thammasat University, Bangkok, Thailand

Henk Muller University of Bristol, UK

Sukumar Nandi Indian Institute of Technology Guwahati, India

Tin-Fook Ngai Intel China Research Center, China

#### VIII Organization

Amos Omondi Yonsei University, Seoul, South Korea Indian Institute of Science, Bangalore, India L M Patnaik Andy Pimentel University of Amsterdam, Netherlands

Ronald Pose Monash University, Australia Stanislay G. Sedukhin The University of Aizu, Japan

SNUT. South Korea Won Shim Mark Smotherman Clemson University, USA

K. Sridharan Indian Institute of Technology Madras, India

Paul Stravers Philips Research, Netherlands

Feilong Tang Shanghai Jiao Tong University, China Argonne National Laboratory, USA Rajeev Thakur Technical University of Catalonia, Spain Mateo Valero Stamatis Vassiliadis University of Delft, Netherlands

Lucian N. Vintan "Lucian Blaga" University of Sibiu, Romania

Tanya Vladimirova University of Surrey, UK

National University of Singapore, Singapore Wong Weng Fai

Chengyong Wu Chinese Academy of Sciences, China

Jingling Xue University of New England, Armidale, Australia Pen-Chung Yew University of Minnesota, Twin-Cities, USA

#### Co-reviewers

Ahmed Zekri Manvi Agarwal Andrei Terechko Marc Daumas Marios Mayronicolas Antonia Zhai Arun Arvind Michael Hicks

Cees de Laat Murali Vilayannur Costas Kyriacou Patrick (Boggle) Quick Daniel Rolls Paylos Moraitis

Pedro Trancoso **Dmitry Cheresiz** Herman ter Horst Peter Tische

Raikumar Kettimuthu Huiyang Zhou Ramón Beivide Hyunjin Lee James A. Malcolm Renato Hentschke

Jason Holdsworth Rob Latham

Jason McGuiness Sam Lang Jinpyo Kim Sanghoon Lee Joe Ryan Shaoshan Liu Kanad Chakraborty Thomas Bernard

Kim Marshall Toshiaki Miyazaki Kyueun Yi Venkatesan Packirisamy

Lei Jin Won Woo Ro Lian Li Yuichi Okuyama Long Chen Zhi-Li Zhang Lotfi Mhamdi

# **Table of Contents**

The Era of Multi-core Chips -A Fresh Look on Software Challenges	1
Streaming Networks for Coordinating Data-Parallel Programs (Position Statement)	2
Implementations of Square-Root and Exponential Functions for Large FPGAs	6
Using Branch Prediction Information for Near-Optimal I-Cache Leakage	24
Scientific Computing Applications on the Imagine Stream Processor Jing Du, Xuejun Yang, Guibin Wang, Fujiang Ao	38
Enhancing Last-Level Cache Performance by Block Bypassing and Early Miss Determination	52
A Study of the Performance Potential for Dynamic Instruction Hints Selection	67
Reorganizing UNIX for Reliability	81
Critical-Task Anticipation Scheduling Algorithm for Heterogeneous and Grid Computing	95
Processor Directed Dynamic Page Policy	109
Static WCET Analysis Based Compiler-Directed DVS Energy Optimization in Real-Time Applications	123

A Study on Transformation of Self-similar Processes with Arbitrary  Marginal Distributions	137
$\mu TC$ – An Intermediate Language for Programming Chip Multiprocessors	147
Functional Unit Chaining: A Runtime Adaptive Architecture for Reducing Bypass Delays	161
Trace-Based Data Cache Leakage Reduction at Link Time	175
Parallelizing User-Defined and Implicit Reductions Globally on Multiprocessors	189
Overload Protection for Commodity Network Appliances  Luke Macpherson	203
An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit	219
A High Performance Simulator System for a Multiprocessor System  Based on a Multi-way Cluster	231
Hardware Budget and Runtime System for Data-Driven Multithreaded Chip Multiprocessor	244
Combining Wireless Sensor Network with Grid for Intelligent City Traffic	260
A Novel Processor Architecture for Real-Time Control	270

A 0-1 Integer Linear Programming Based Approach for Global Locality Optimizations	281
Design and Analysis of Low Power Image Filters Toward  Defect-Resilient Embedded Memories for Multimedia SoCs	295
Entropy Throttling: A Physical Approach for Maximizing Packet Mobility in Interconnection Networks	309
Design of an Efficient Flexible Architecture for Color Image Enhancement	323
Hypercube Communications on Optical Chordal Ring Networks with Chord Length of Three	337
PMPS(3): A Performance Model of Parallel Systems  Yong-ran Chen, Xing-yun Qi, Yue Qian, Wen-hua Dou	344
Issues and Support for Dynamic Register Allocation	351
A Heterogeneous Multi-core Processor Architecture for High Performance Computing	359
Reducing the Branch Power Cost in Embedded Processors Through Static Scheduling, Profiling and SuperBlock Formation	366
Fault-Free Pairwise Independent Hamiltonian Paths on Faulty Hypercubes	373
Constructing Node-Disjoint Paths in Enhanced Pyramid Networks	380
Striping Cache: A Global Cache for Striped Network File System  Sheng-Kai Hung, Yarsun Hsu	387

DTuplesHPC: Distributed Tuple Space for Desktop High Performance	20.4
Computing	394
The Algorithm and Circuit Design of a 400MHz 16-Bit Hybrid Multiplier	401
Live Range Aware Cache Architecture	409
The Challenges of Efficient Code-Generation for Massively Parallel Architectures	416
Reliable Systolic Computing Through Redundancy	423
A Diversity-Controllable Genetic Algorithm for Optimal Fused Traffic Planning on Sensor Networks	430
A Context-Switch Reduction Heuristic for Power-Aware Off-Line Scheduling	437
On the Reliability of Drowsy Instruction Caches	445
Design of a Reconfigurable Cryptographic Engine	452
Enhancing ICOUNT2.8 Fetch Policy with Better Fairness for SMT Processors	459
The New BCD Subtractor and Its Reversible Logic Implementation $\dots$ Himanshu Thapliyal, M.B Srinivas	466
Power-Efficient Microkernel of Embedded Operating System on Chip	473

Understanding Prediction Limits Through Unbiased Branches Lucian Vintan, Arpad Gellert, Adrian Florea, Marius Oancea, Colin Egan	480
Bandwidth Optimization of the EMCI for a High Performance 32-bit DSP	488
Research on Petersen Graphs and Hyper-cubes Connected Interconnection Networks	495
Cycle Period Analysis and Optimization of Timed Circuits Lei Wang, Zhi-ying Wang, Kui Dai	502
Acceleration Techniques for Chip-Multiprocessor Simulator Debug  Haixia Wang, Dongsheng Wang, Peng Li	509
A DDL-Based Software Architecture Model	516
Branch Behavior Characterization for Multimedia Applications	523
Optimization and Evaluating of StreamYGX2 on MASA Stream Processor	531
SecureTorrent: A Security Framework for File Swarming	538
Register Allocation on Stream Processor with Local Register File	545
A Self-reconfigurable System-on-Chip Architecture for Satellite On-Board Computer Maintenance	552
Compile-Time Thread Distinguishment Algorithm on VIM-Based Architecture	559
Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining	567

#### XIV Table of Contents

Low-Power Data Cache Architecture by Address Range Reconfiguration for Multimedia Applications	574
Automatic Synthesis of Interface Circuits from Simplified IP Interface Protocols	581
An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors	588
An Efficient Approach to Energy Saving in Microcontrollers	595
Author Index	603