Abstract
Memory bandwidth and interface flexibility are often bottlenecks of embedded processors. The research about memory bandwidth optimization has become a hot topic. This paper introduces four new bandwidth optimization methods for External Memory Control Interface (EMCI) integrated in high performance digit signal processors (DSP), and aims at realization of the maximum throughput of data transmission and architecture flexibility, i.e. programmable and decoupled structure, pipelined transmission of burst mode, programmable priority for arbitration, and preferential reading based on cache-line offset. The experiment results show that the performance improvement is remarkable, but different for synchronous and asynchronous memories, and depends on the application behavior. The decoupled structure proves to be of great benefit to the architectural exploration and optimization for DSPs.
Funded by “863” hHigh Tech Project of China (No. 2004AA1Z1040) and the project from National Science Foundation of China (No. 60473079).
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Crowe, F., Daly, A., et al.: Design of an Efficient Interface between an FPGA and Ex-ternal Memory. In: Proceedings of the International Symposium of Solid-state Circuit 2004 (ISSC 2004), Belfast, June 30–July 2 (2004)
Park, J., Diniz, P.C.: Synthesis and Estimation of Memory Interfaces for FPGA-based Reconfigurable Computing Engines. In: Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, April 08-11 (2003)
Le Gal, B., Casseau, E., et al.: Pipelined Memory Controllers for DSP Applications Handling Unpredictable Data Accesses. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI New Frontiers in VLSI Design (2005)
Cummings, C.E., Alfke, P.: Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons. In: SNUG 2002, San Jose, CA (2002)
Wang, D., Ma, J., Chen, S.: The Interface Technology of Asynchronous FI-FOs Based on Gray Code and its Application. Computer Engineering and Science (Chinese) 27(1) (2005)
Wang, D., Chen, S., et al.: The Design and Analysis of a High Performance Embedded External Memory Interface. In: Proceeding of the 2nd International Conference on Embedded Software and Systems (ICESS 2005) (December 2005)
Chen, S., Zhentao, L., Jianghua, W., et al.: Research and Development of High Per-formance YHFT Digital Signal Processor. Journal of Computer Research and Development (Chinese) 43
Park, J., Diniz, P.: An External Memory Interface for FPGA-Based Computing Engines. In: Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2001) (2001)
Schalan, M., Mooney, V.J.: Hardware Support for Real-Time Embedded Multiprocessor System-on-a-Chip Memory Management. In: CODES 2002, Estes Park, Colorado, USA, May 6-8 (2002)
Becker, J., Vorbach, M.: Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC). In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003) (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, D., Hu, X., Chen, S., Guo, Y. (2006). Bandwidth Optimization of the EMCI for a High Performance 32-bit DSP. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_48
Download citation
DOI: https://doi.org/10.1007/11859802_48
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)