Abstract
Today’s portable electric consumer devices tend to include more multimedia processing capabilities. This trend results increased processing resources, thus causing more power consumption. Therefore, the power-efficiency becomes important due to battery operated nature of portable devices. In this paper, we propose a reconfigurable data cache architecture, in which data allocation to a cache is constrained by address range configuration. Then we evaluate trade-off between performance and power efficiency. Comparing to the conventional cache architectures, power consumption can be reduced decently while maintaining miss rate of the proposed data cache similar to those of the conventional caches. The result shows that the reconfigurable data cache operates with 33.2%, 53.3%, and 70.4% less power when compared with direct-mapped, 2-way, and 4-way set-associative caches respectively.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Sohoni, S., Xu, Z., Min, R., Hu, Y.: A Study of Memory System Performance of Multimedia Applications. In: Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 206–215 (2001)
Muresan, V., O’Connor, N., Murphy, N., Marlow, S., McGrath, S.: Low Power Techniques for Video Compression. In: Irish Signals and Systems Conference, Cork, Ireland (2002)
Pisharath, J., Choudhary, A.N.: An Integrated Approach to Reducing Power Dissipation in Memory Hierarchies. In: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Grenoble, France, pp. 88–97 (2002)
Pettis, N., Le Cai, Lu, Y.-H.: Dynamic Power Management for Streaming Data. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 62–65 (2004)
Zucker, D.F., Lee, R.B., Flynn, M.J.: Hardware and Software Cache Prefetching Techniques for MPEG Benchmarks. IEEE Transactions of Circuits and Systems for Video Technilogy 10(5), 782–796 (2000)
Soderquist, P., Leeser, M.: Optimizing the Data Cache Performance of a Software MPEG-2 Video Decoder. In: Proceedings of the fifth ACM International Conference on Multimedia, Seattle, Washington, United States, pp. 291–301 (1997)
Lee, H.-H.S., Tyson, G.S.: Region-Based Caching: An Energy-Delay Efficient Memory Architecture for Embedded Processors. In: Proceedings of the 2000 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, San Jose, California, United States, pp. 120–127 (2000)
MPEG Software Simulation Group, http://www.mpeg.org/MPEG/MSSG
SimpleScalar LLC, http://www.simplescalar.com
MiBench Version 1.0, http://www.eecs.umich.edu/mibench
Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization, Austin, TX (2001)
Western Research Laboratory, http://research.compaq.com/wrl/people/jouppi/CACTI.html
Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model, WRL Research Report 2001/2, Palo Alto, California, United States (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yang, HM., Park, GH., Kim, SD. (2006). Low-Power Data Cache Architecture by Address Range Reconfiguration for Multimedia Applications. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_60
Download citation
DOI: https://doi.org/10.1007/11859802_60
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)