# Verification of Computation Orchestration Via Timed Automata

Jin Song Dong, Yang Liu\*, Jun Sun, and Xian Zhang

School of Computing, National University of Singapore Tel.: +65 68742834; Fax: +65 6779 4580 {dongjs, liuyang, sunj, zhangxi5}@comp.nus.edu.sg

**Abstract.** Recently, a promising programming model called *Orc* has been proposed to support a structured way of orchestrating distributed web services. *Orc* is intuitive because it offers concise constructors to manage concurrent communication, time-outs, priorities, failure of sites or communication and so forth. The semantics of *Orc* is also precisely defined. However, there is no verification tool available to verify critical properties against *Orc* models. Instead of building one from scratch, we believe the existing mature model-checkers can be reused. In this work, we first define a Timed Automata semantics for the *Orc* language, which we prove is semantically equivalent to the original operational semantics of *Orc* models. The practical implication of the construction is that tool supports for Timed Automata, e.g., UPPAAL, can be used to model check *Orc* models. An experimental tool is implemented to automate our approach.

# 1 Introduction

The prevalence of the Internet and web services raises the request of service-oriented computing [22], which can invoke remote services, process the results and communicate results with other terminals. However, it is very difficult and complex to design an orchestrating system with concurrency and synchronization using practical programming languages because these traditional languages use threads for concurrency and semaphores for synchronization. Even the higher-level libraries, like channel and working pool, have to be built up based on these primary elements.

Recently, a promising programming language Orc [17, 6] has been proposed for orchestrating distributed services in a structured manner. It abstracts all computations, web services and time control mechanisms as site calls, which are implemented by primitive remote procedures. With this abstraction, it provides a concise syntax for concurrent site call executions, threads synchronization and message passing. In addition, slow response and service failure can be easily handled using timing site calls. Using Orc, complicated orchestrating problems can be easily understood and constructed without worrying about the programming details.

Orc is as well precise and elegant. Both operational semantics [17] and denotational semantics (a tree semantics [18]) are defined. However, as a new emerging language,

<sup>\*</sup> Corresponding author.

Z. Liu and J. He (Eds.): ICFEM 2006, LNCS 4260, pp. 226-245, 2006.

<sup>©</sup> Springer-Verlag Berlin Heidelberg 2006

there are no formal verification mechanisms to systematically verify critical properties over systems modelled in Orc. In this work<sup>1</sup>, we address the verification problem of the Orc language. Our aim is to detect possible violations of critical properties, especially timing properties, of Orc programs using an existing mature model checker. Our approach starts with defining an executable model in Timed Automata [1] for Orc expressions, which conforms with the semantics of the Orc language as defined in [6]. As a natural consequence, existing tool support for Timed Automata, e.g., UPPAAL [4], can be used for verification of Orc models. We use two examples, namely Auction Site and Purchase Order Handling System, to demonstrate our approach. Moreover, we implement a tool to construct UPPAAL models automatically from Orc models. Constrained by the Timed Automata theories, our approach focuses a subset of Orc language that is regular, type-safe and with a finite number of threads.

Ore has a strong theoretical foundation in process algebras, particularly CCS [15], CSP [12] and  $\pi$ -calculus [16]. These process algebras provide fundamental models of concurrency in which processes communicate over channels. However, Orc is different from the above process algebras as Orc permits integration of arbitrary components (sites) in a computation. More importantly, Orc has timing control to handle the site failures. Traditional process algebras have well established model checking theories and tool supports, e.g., FDR2 [20] for CSP, and FO $\lambda^{\Delta \nabla}$  [24] for  $\pi$ -calculus. Because of the absence of quantitative timing support, none of these tools can model and verify timing aspects of complex systems. There are some process algebras with time extensions, e.g., Timed CSP [21]. Unfortunately, there is no good model checker available<sup>2</sup>. Timed Automaton [1] is a notation developed for modelling and verification of real-time systems. It is a specialized finite state machine with clocks. Well developed automatic verification tools are available for Timed Automata [4, 7, 23]. This gives the inspiration of this work. Our Timed Automata semantics for Orc would allow Timed Automata verification techniques, theories and tools, to be applied to Orc.

Our work is related to works on BPEL4WS verification [10, 19] as BPEL4WS shares many common elements with Orc. BPEL4WS [13] (Business process orchestration languages for web services) is an XML based business process orchestration language. Both BPEL4WS and Orc orchestrate the web services by using process composition (sequential and parallel) and communication (synchronous and asynchronous). However they are different in several ways. BPEL4WS has a rich set of the language structures to ease the process design. Orc's concise syntax allows the reuse of the process definitions. BPEL4WS has variables to store the state of the communications and is able to receive calls from client web services. Orc is more abstract and as it focuses on process and communication. Orc has a well-defined semantics. Our work therefore focuses on defining an equivalent semantics for Orc in Timed Automata so as to use existing tools.

The rest of the paper is organized as follows: Section 2 briefly introduces the Orc language and the notation of Timed Automata. Section 3 presents an executable modelling

<sup>&</sup>lt;sup>1</sup> Besides this work, our research team recently starts to work on a reasoning tool for Timed CSP.

<sup>&</sup>lt;sup>2</sup> To our knowledge, the only tool support for TCSP is the preliminary PVS encoding of TCSP in Brooke's PhD thesis [5].

in Timed Automata for each and every constructor in Orc. Section 4 demonstrates how UPPAAL is used to verify the Orc language using two case studies. Section 5 concludes the paper with possible future works.

# 2 Background

This section is devoted to a brief introduction to the relevant languages and notations, namely the Orc computation model and Timed Automata.

### 2.1 Orchestration Language Orc

The syntax and informal semantics of Orc are described in this section. Formal definition of Orc semantics can be found elsewhere at [6].

In the following syntax, E is an expression name, M a site name, x a variable, c a constant, P a list of actual parameters and Q a list of formal parameters.

$$D \in Decl \qquad ::= E(Q) \cong f$$
  

$$f, g \in Expression \qquad ::= \mathbf{0} \parallel M(P) \parallel E(P) \parallel f > x > g \parallel f \mid g \parallel f \text{ where } x :\in g$$
  

$$p \in Actual \qquad ::= x \parallel c \parallel M$$
  

$$q \in Formal \qquad ::= x \parallel M$$

Declaration  $E(Q) \cong f$  defines expression *E* whose formal parameter list is *Q* and body is expression *f*. An expression is either elementary or a composition of two expressions. An elementary expression is either: (1) **0**, a site which never responds, (2) a site call M(P), or (3) an expression call E(P). Ore has three composition operators: (1) >x> for sequential composition, (2) | for symmetric parallel composition, and (3) where for asymmetric parallel composition.

Site. The basic element of Orc expression is a site call. A site is a separately defined procedure, e.g., a web service implemented on a remote machine. A site call can give at most one response; it is possible that a site never responds to a call, which is treated as non-terminating computation. A site call has the same form as a function call: the name of a site followed by an optional list of parameters. For example, calling site Google(w) where Google is an internet search engine and w is a keyword, may return the web sites links related to the keyword. Calling Email(a, m) sends message m to address a, causing a permanent change in the recipient's mailbox, and returns a signal to denote completion of the operation. Site calls are strict, i.e., a site is called only if all its parameters have values. Table 1 lists the fundamental sites used in Orc for effective programming.

**Sequential Composition Operator.** Sequential operator >x> allows strict sequencing of site calls. For example, Google(w) > m > Email(a, m) will first call site Google, and name the returned value as m. After that Email(a, m) is called. If either site fails to respond, then the evaluation returns no value. The simpler notation  $M \gg N$  is used when the value returned by site M is of no significance. To send two emails in sequence and then call Notify, we write

 $Email(addr1, m) \gg Email(addr2, m) \gg Notify$ 

0	never responds. It can be used to terminate a computation.			
let(x, y,)	returns a tuple consisting of the values of its arguments.			
Clock	returns the current time at the server of this site as an integer.			
Atimer(t)	where <i>t</i> is integer and $t \ge Clock$ , returns a signal at time <i>t</i> .			
Rtimer(t)	where t is integer and $t \ge 0$ , returns a signal after exactly t time units.			
if(b)	where b is boolean, returns a signal if b is true, and remains silent			
	(no response) if false.			
Signal	returns a signal immediately. It is the same as $Rtimer(0)$ .			

Table 1. Fundamental Sites

**Symmetric Parallel Operator.** Symmetric parallel operator | gives the power of multithreaded computation. Evaluation of f | g, creates two threads to compute f and grespectively. The result from f | g is the interleaving of these two streams in time order. If both threads produce values simultaneously, they are merged arbitrarily. Operator | is commutative and associative. An interesting expression is (Google(w) | Yahoo(w)) >m > Email(a, m). Here, the first part (Google(w) | Yahoo(w)) may publish multiple values, and for each value v, we call Email(a, m) where m is set to v. Therefore, the evaluation can cause up to two emails to be sent, one with the value from *Google* and the other from *Yahoo*.

Asymmetric Parallel Operator. The asymmetric parallel operator where is used to prune portions of a computation selectively: Email(a, m) where  $m :\in (Google(w) | Yahoo(w))$  sends at most one email, with the first value received from either *Google* or *Yahoo*. In this expression, Email(a, m) and (Google(w) | Yahoo(w)) are evaluated simultaneously. Email(a, m) is blocked because *m* does not have a value. Evaluation of (Google(w) | Yahoo(w)) may return up to two values; the first value is assigned to *m* and further evaluation of this expression is then terminated. After that, Email(a, m) is unblocked and executed.

**Expression Definition.** An expression is defined like a procedure, with a name and possible parameters, though it may return a stream of values. As an example, consider the following restaurant reservation process, where R1 and R2 are two restaurants, and t is the meal time. The user is notified for the first acknowledgement received from the two restaurants, if any.

*Reservation*(*t*)  $\widehat{=}$  *Notify*(*x*) where *x* :  $\in$  *R*1(*t*) | *R*2(*t*)

Recursive definition is also supported in Orc. The following expression defines a *Clock* using Rtimer(t), which emits a signal every time unit, starting immediately.

 $Clock \cong Signal \mid Rtimer(1) \gg Clock$ 

**Dining Philosophers.** An example of using Orc is the classical dining philosophers problem, originally presented in [17]. There are N Philosophers, sitting around a table. Every pair of neighbors shares a fork. The fork to the left of Philosopher *i* is *Fork*<sub>i</sub> and

to his right is  $Fork_{i'}(i' = (i + 1) \mod N)$ . Philosopher *i* can eat only if it holds both left and right forks. A philosopher's life cycle consists of the following activities: acquire the two adjacent forks, eat, and release the forks. Because of the seating arrangement, neighboring philosophers can not eat simultaneously.

Each *Fork*<sub>i</sub> is modelled as a FIFO buffered channel which is either empty (if some philosopher holds the corresponding fork) or has one signal (if no philosopher holds the fork). We write *Fork*<sub>i</sub>.*put* to send a signal along the channel and *Fork*<sub>i</sub>.*get* to get a signal from the channel. Initially, each channel holds a signal. In this example,  $P_i$  ( $0 \le i < N$ ) depicts philosopher *i*, where the right neighbor of  $P_i$  is  $P_{i'}$  ( $i' = (i + 1) \mod N$ ), and *Eat* returns a signal on completion of eating.

 $P_i \cong (let(x, y) \gg Eat \gg Fork_i.put \gg Fork_{i'}.put$ where  $x :\in Fork_i.get, y :\in Fork_{i'}.get) \gg P_i$ 

The dining philosophers problem can be represented as:

 $DP \cong P_0 \mid P_1 \mid \cdots \mid P_{N-1}$ 

This definition of dining philosophers can lead to deadlock. To avoid deadlock, philosophers should pick up their forks in a specific order. For instance, all except  $P_0$  pick up their left and then their right forks, and  $P_0$  picks up its right and then its left fork.

 $\begin{array}{l} P_{0}^{\prime} \cong Fork_{1}.get \gg Fork_{0}.get \gg Eat \gg Fork_{1}.put \gg Fork_{0}.put \gg P_{0}^{\prime} \\ P_{i}^{\prime}(1 \leq i < N) \cong Fork_{i}.get \gg Fork_{i^{\prime}}.get \gg Eat \gg Fork_{i}.put \gg Fork_{i^{\prime}}.put \gg P_{i}^{\prime} \\ DP^{\prime} \cong P_{0}^{\prime} \mid P_{1}^{\prime} \mid \cdots \mid P_{N-1}^{\prime} \end{array}$ 

### 2.2 Timed Automata and UPPAAL

Timed Automata are finite state machines equipped with clocks. It is a formal notation to model behaviors of real-time systems. Its definition provides a general way to annotate state transition graphs with timing constraints using finitely many real-valued clock variables. Given a set of clock C, the set of clock constraints  $\Phi(C)$  is defined as:

 $\phi := x \le c \mid c \le x \mid x < c \mid c < x \mid \phi_1 \land \phi_2$ 

where *x* is a clock variable and *c* is a real number.

**Definition 1** (Timed Automata). A timed automaton  $\mathcal{A}$  is a 6-tuple  $\langle S, s_0, \Sigma, C, I, T \rangle$ , where S is a finite set of states,  $s_0$  is the initial state,  $\Sigma$  is the alphabet, C is a finite set of clocks,  $I : S \to \Phi(C)$  is a mapping from a state to a state invariant, and  $T \subseteq$  $S \times \Sigma \times 2^C \times \Phi(C) \times S$  is the transition relation.

In Timed Automata, a state is associated with an invariant, while a transition is labelled with a synchronization action, a guard (a constraint on clocks) and a clock reset (a set of clocks to be reset). Intuitively, a timed automaton starts execution with all clocks initialized to zero. The automaton can stay at a node, as long as the invariant of the node is satisfied, with all clocks increasing at the same rate. A transition can be taken if the values of the clocks fulfill the guard. By taking the transition, all clocks in the clock reset are set to zero, while the clocks not in the clock reset keep their values. For example, Figure 1 illustrates some simple timed automata. Graphically, a double-lined circle indicates an initial state. Typically, a Timed Automata modelling of complex systems would consist of a network of timed automata<sup>3</sup>.

**Definition 2** (Timed Automata Network). A network of timed automata is the parallel composition of a collection of  $A_1, \ldots, A_n$ , denoted as  $A_1 \parallel \cdots \parallel A_n$ . A transition of the network of timed automata is either a local step of one of the automata where  $(s_1, e, c, i, s_2) \in A_i \land e \notin (\bigcup_{k:1..n \land k \neq i} \Sigma_k)$  or a pairwise synchronization between two automata where  $(s_1, e!, c, i, s_2) \in A_i$  and  $(s'_1, e?, c', i', s'_2) \in A_j$ .

UPPAAL [4] is our choice of model-checker for verifying a network of timed automata because of its efficiency (both for model-checking and simulation) as well as its wide recognition. UPPAAL is a tool for modelling, simulation and verification of real-time systems modelled as timed automata. It consists of three main parts, a system editor which provides a graphical interface to design timed automata, a simulator and a model checker. The simulator is a validation tool which enables examination of possible dynamic executions of a system and thus provides an inexpensive mean of fault detection prior to verification by the model checker which covers the exhaustive dynamic behavior of the system. The model checker checks invariant and bounded liveness properties by exploring the symbolic state space of a system. The properties are expressed as a rich subset of TCTL [11]. In a nutshell, UPPAAL is a model checker for systems that can be modelled as a collection of non-deterministic processes with finite control structure and real valued clocks, communicating through channels or shared variables. Typical applications include real-time controllers and communication protocols, e.g., those where timing aspects are critical. In this work, we extend its application to orchestration of web services.

### **3** Timed Automata Semantics for Orc

This section is devoted to a definition of Timed Automata semantics for Orc models, which allows us to systematically construct the Timed Automata model from an Orc model. The practical implication is that we may then reuse existing tools and theories for Timed Automata to achieve various purposes, for instance, synthesis of implementation [3], simulation [2], theorem proving [14] or more importantly formal verification [4]. In the following, the Timed Automata semantics for Orc expressions is formally defined. The dining philosophers example is used as a running example.

**Definition 3 (Zero Site).** A zero site **0** is modelled as an automaton  $\mathcal{A}_0$  where  $S = \{s_i, s_1\}$  and  $\Sigma = \{call_0\}$  and  $C = \emptyset$  and  $I = \emptyset$  and  $T = \{s_i, call_0, \emptyset, true, s_1\}$ .  $\Box$ 

A zero site is a site that never responds. Thus there is no *publish* event, as illustrated in Figure 1(a). The formal definition of the automaton for the fundamental site Rtimer(t) is presented below, which plays the central role in the timing aspect of the orchestration.

<sup>&</sup>lt;sup>3</sup> We may treat an automata network as one automata by constructing the product. However, leaving it as a network saves us from the state space explosion problem as well as allowing us to benefit from optimization built in the timed automata tools.




Fig. 1. Fundamental Sites


**Definition 4** (*Rtimer*(*t*)). A *Rtimer*(*t*) site is modelled as an automaton  $\mathcal{A}_{Rtimer(t)}$  where  $S = \{s_i, s_1\}$  and  $\Sigma = \{call_{Rtimer(t)}, get_{Rtimer(t)}\}$  and  $C = \{x\}$  and  $I = \emptyset$  and  $T = \{(s_i, call_{Rtimer(t)}, \{x\}, true, s_1\}, (s_1, get_{Rtimer(t)}, \emptyset, x = t, s_i)\}$ .

The Timed Automaton for Rtimer(t) is illustrated in Figure 1(b). Once the site is called via the synchronization on the  $call_{Rtimer(t)}$  event, the local clock x is reset to 0. After exactly t time units, the calling site is notified via the  $get_{Rtimer(t)}$  event. Notice that we adopt the synchronous semantics of Orc in this definition. In the asynchronous semantics, arbitrary delays in processing events are allowed, including the  $call_{Rtimer(t)}$  event. Consequently, all we can assert about the call to Rtimer(t) is that client will receive the signal *sometime* after t unit delay, which is too weak for program time-outs or timedinterrupts. We believe that the synchronous semantics is intuitive and powerful. However, the asynchronous semantics can be easily captured by changing the  $\Phi(C)$  on the transition from  $s_1$  to  $s_i$  as  $x \ge t$  and removing the state invariant on state  $s_1$ .

Similarly, fundamental sites  $call_{if}$  and  $call_{Signal}$  are defined as timed automata as well, which are illustrated in Figure 1 (c) and (d) respectively.  $call_{Atimer(t)}$  is ignored since Atimer(t) can represented as Rtimer(t - c), where c is the current clock value.  $call_{let}$  is a simple Timed Automaton similar to  $call_{if}$ , but the second transition is the publish event without condition b.

The fundamental sites presented so far are defined as the complete expression calls (see definition 9). If we only consider timed automata for the Orc contracts of the fundamental sites, then the *call* events should be removed, e.g., the zero site  $\mathbf{0}$  contains just a single state without any transitions.

**Definition 5** (Site Call). A site call M(P) is modelled as an automaton  $\mathcal{A}_{M(P)}$  where  $S = \{s_i, s_1, s_2, s_3\}, \Sigma = \{call_{M(P)}, get_{M(P)}, publish_{M(P)}\}, C = \emptyset, I = \emptyset, and T = \{(s_i, call_{M(P)}, \emptyset, true, s_1), (s_1, get_{M(P)}, \emptyset, true, s_2), (s_2, publish_{M(P)}, \emptyset, true, s_3)\}.$ 



A site call is modelled as a timed automaton allowing a *call* event which invokes the service and a *get* event which gets the response from the called site and a *publish* event which publishes the response, illustrated in Figure 2. This conforms the operational semantics of site call, i.e., the three steps of invocation, response, publication as in [6].

A special kind of site calls is the calls to Rtimer(t) and Signal because of the timing constraints. The invocation of Rtimer(t) site is shown in Figure 3 (Signal calls are ignored for the similarity). The initial state is set as committed state<sup>4</sup>, which will fire the outgoing event  $call_{Rtimer(t)}$  immediately with the top priority among all transitions. The finishing state is set as an urgent state<sup>5</sup>, which stops the timer in the finishing state. By using the committed and urgent states, we can get exactly *t* time units between the initial state and finishing state.

The behavior of the external called site must be specified as a separate timed automaton for the sake of verification. For example, the behaviors of the forks in the dining philosophers example are modelled as in Figure 4, where the user may repeatedly get the fork and then put it back. Consequently, a site call *Fork*<sub>i</sub>.*put* is interpreted as a synchronization on the *call*<sub>*Fork*<sub>i</sub>.*out*</sub> (simplified as *Fork*<sub>i</sub>.*put* in this example). For an abstract site call like *Eat*, instead of building a trivial automaton which synchronizes on the *call* event and then returns a signal, it is treated as an abstract local event for the sake of efficient verification<sup>6</sup>.

**Definition 6** (Sequential Composition). Let the automata network of g be  $\mathcal{A}_g \cong \mathcal{A}_1 \parallel \dots \parallel \mathcal{A}_n$ . A sequential composition f > x > g is modelled as a timed automata network  $\mathcal{A}_{f \gg \triangleright g} \cong \mathcal{A}_f \parallel \mathcal{A}'_g$  where,  $\mathcal{A}'_g \cong (\mathcal{A}'_1 \parallel \dots \parallel \mathcal{A}'_n)^k$  and for all  $i : 1 \dots n$ ,  $\mathcal{A}'_i \cong \langle S, s_i, \Sigma, C, I, T \rangle$  where  $S = \mathcal{A}_i.S \cup \{s_i\}$  and  $\Sigma = \mathcal{A}_i.\Sigma \cup \{publish_x\}$  and  $C = \mathcal{A}_i.C$  and  $I = \mathcal{A}_i.I$  and  $T = \mathcal{A}_i.T \cup \{(s_i, publish_x, \emptyset, true, \mathcal{A}_i.s_i)\}$ .

Notice that a channel<sup>7</sup> named  $publish_x$  is defined to synchronize the publishing of a value of x and the receiving of the value.


A sequential composition is modelled as, in general, a network of timed automata. The network of f is untouched, whereas the automata in the network of g have to synchronize on the event *publish*<sub>x</sub> before making a step. If there is no value passing between

<sup>&</sup>lt;sup>4</sup> In UPPAAL, committed states freeze time. If any process is in a committed location, the next transition must involve an edge from one of the committed locations.

<sup>&</sup>lt;sup>5</sup> In UPPAAL, urgent states are semantically equivalent to adding an extra clock x, that is reset on all incoming edges, and having an invariant  $x \le 0$  on the location. Hence, time is not allowed to pass when the system is in an urgent location.

<sup>&</sup>lt;sup>6</sup> In UPPAAL, it corresponds to a transition labelled with no channel event.

<sup>&</sup>lt;sup>7</sup> In UPPAAL, a broadcast channel is used here in order to do the synchronization for all paralleled automata in the *g*.



**Fig. 5.** Network of Automata for  $P'_i (1 \le i \le N)$ 

the Orc expressions, the first publishing signal, i.e., event  $publish_x$ , is used to precede the automata for expression g.

To abuse the notations, we use  $\mathcal{A}^k$  to denote a network containing k copies of the same automaton  $\mathcal{A}$ . The network of f is parallel-composed with multiple copies of network of g. Every time a new value of x is published, a new instance of the g component is created and starts execution. In general, there would be infinite number of overlapping activations of the g component. However, if we assume the g part executes reasonably fast (and terminating), we need only a finite number of copies of g to fork and reuse them once they are terminated. For the sake of verification of real world applications, we always assume that there is an upper bound on the number of overlapping activation of the g part. For example, Figure 5 presents the automata interpretation of the  $P'_i(1 \le i \le N)$  in the dining philosophers example, where each site call is model as a TA and local event *eat* has been removed for simplicity. In general, multiple copies of each of the automata is required. However, only one copy for each automaton is shown as that is all that is needed in this case.

**Definition 7** (Symmetric Parallel Composition ). A symmetric parallel composition  $f \mid g$  is modelled as a network of two timed automata (networks)  $\mathcal{A}_f \parallel \mathcal{A}_g$ .  $\Box$ 


A symmetric parallel composition is modelled as two automata (networks) running in parallel. There is no communication between the f and g. f and g are probably remote site call to services which run independently on remote machines. Thus, two automata (networks) sharing no common event are used to capture the interleaving behaviors. For example, the automata network for DP' in the dining philosophers example is the network containing the networks in Figure 5 (one for each i).

The last compositional constructor of Orc is the asymmetric parallel composition, denoted f where  $x :\in g$ . According to the semantics in [6], the g expression terminates as soon as one value of x is published. This kind of dynamic termination of timed automata is achieved through the use of a shared global flag.

**Definition 8** (Asymmetric Parallel Composition ). Let flag be a global boolean variable. It is initially true. Let the network of the expression g be  $\mathcal{A}_g \cong \mathcal{A}_1 \parallel \cdots \parallel \mathcal{A}_n$ . An asymmetric parallel composition f where  $x :\in g$  is modelled as a network of timed automata  $\mathcal{A}_f$  where  $x:\in g \cong \mathcal{A}_f \parallel \mathcal{A}'_g$  where,  $\mathcal{A}'_g = \mathcal{A}'_1 \parallel \cdots \parallel \mathcal{A}'_n$  and for all  $i : 1 \dots n$ ,  $\mathcal{A}'_i \cong \langle \mathcal{A}_i.S, \mathcal{A}_i.S, \mathcal{A}_i.\Sigma, \mathcal{A}_i.C, \mathcal{A}_i.I, T \rangle$  where

 $T = \{(s_1, publish_x, cl', gc, s_2) \mid (s_1, publish_x, cl, gc, s_2) \in \mathcal{A}_i.T\} \\ \cup \{(s_1, e, cl, gc \land flag, s_2) \mid e \neq publish_x \land (s_1, e, cl, gc, s_2) \in \mathcal{A}_i.T\} \\ where cl's ets flag to false and resets the clock sinclusing assignment in UPPAAL. \Box$ 

As soon as a publishing of x is achieved, the global flag is set to be *false* (this is atomic since they are on the same transition). Consequently all transitions in the network of the expression g are blocked. Therefore, the network of g terminates. Notice that the flag is carefully implemented so that it is local to the automata in  $A'_g$  (by defining a unique global variable for each activation of the network). The execution of  $A_f$  is not blocked until a synchronization on event *publish<sub>x</sub>* is required. Therefore, it may make steps in parallel or even before g does. We remark that while our definitions of timed automata interpretation for Orc expression are generic, there are plenty of simplifications and optimizations to be performed on the constructed timed automata. For example, the  $P_i$  expression is modelled (and simplified) as the automaton in Figure 6.



**Fig. 6.** Timed Automata for  $P_i$ 

**Definition 9** (Expression Call). An expression call is E(P) with  $E(P) \cong f$  is modelled as the network of timed automata for f prefixed by the call<sub>E</sub>(P) event, i.e.,  $\mathcal{A}_{E(P)} \cong$  $\langle S, s_i, \Sigma, C, I, T \rangle$ , where  $S = \{s_i \cup \mathcal{A}_f.S\}$  and  $\Sigma = \{call_{E(P)} \cup \mathcal{A}_f.\Sigma\}$  and  $C = \mathcal{A}_f.C$ and  $I = \mathcal{A}_f.I$  and  $T = \{(s_i, call_{E(P)}, \emptyset, true, \mathcal{A}_f.s_i) \cup \mathcal{A}_f.T\}$ .

For each parameter x of the expression call, a channel *publish*<sub>x</sub> is defined to synchronize with the publishing of a value of the parameter x. In case there are multiple parameters, the expression call is executed only after all the parameters get their values (via synchronization on the corresponding channels). Publishing of the parameters may occur in any order.

For simple recursion where there is only one automaton instead of an automata network when the recursion call is reached (with our simplification and optimization done), we connect the last state to the initial state to make a loop, e.g., the automaton in Figure 6. In general, recursion is resolved by replacing it with the least fixed point. However, Orc does allow expressions like  $N = f \mid N$  where there could be infinite number of copies of f. These kinds of expressions are disallowed for the sake of model checking.

The soundness of the Timed Automata modelling is proved by showing that there is a weak bi-simulation relation between the timed automata and the operational semantics of Orc. The following theorem is proved by a structural induction over our definitions and the operational semantics of Orc defined in [17] (see Appendix for the proof details).

**Theorem 1.** For any Orc expression<sup>8</sup> f,  $A_f \approx O_f$ , where  $O_f$  is the state transition system constructed from the operational semantics of Orc in [17].

<sup>&</sup>lt;sup>8</sup> We focus on a subset of Orc langauge that is regular, type-safe and with a finite number of threads (see Section 4 for details).




Fig. 7. TA for Site Call with Value Passing




Fig. 8. TA for Site with Value Passing

#### Value Passing Handling

Timed Automata do not have notions for variables and assignments. Fortunately UP-PAAL as an extension of Timed Automata introduces variables (both local and global) and variable assignments (in events). Hence parameter passing can be realized through some globally shared variables since no data can be attached along a channel communication. It is obvious that these shared variables must have unique names. Because the names of site calls are unique, we prefix all the formal parameters' names with their site call names. The return values of each site call are named as site call name + "Return".

To invoke a site call, the formal parameters are assigned to the value of actual parameters in the *call* event in the Site Call model. The complete model of  $call_{M(P)}$  is shown in Figure 7. The return value of a site is assigned in the *publish* event in the Site model (Figure 8). The sequential composition f > x > g has an additional assignment  $x := f_{Return}$  for variable x in the *publish* event of f. Similarly for asymmetric parallel composition f where  $x :\in g$ , we add the assignment  $x := g_{Return}$  in the *publish* event of g. The expression call  $E(P) \cong f$  has also an assignment in the *publish* event for its return value.

# 4 Verification Using UPPAAL

This section is devoted to a discuss on how to use tool support for Timed Automata, in particular UPPAAL, to formally analyze the constructed Timed Automata. In general, our modelling of Orc may end up with a network containing an infinite number of automata (see Definitions 6 and 9). One piece of evidence of an possibly infinite number of automata is that Orc in general allows an irregular language (as in automata theory). Our target is therefore a subset of Orc language that is regular, type-safe and only allows a finite number of threads. Some Orc examples that we regard as problematic are as the following:

 $P \cong b \mid a \gg P \gg c$ , where *a*, *b*, *c* are sites or even expressions  $M \cong f(x)$  where  $let(0) \mid Signal$  $N \cong x$  where  $x :\in N$ 

*P* in general allows the language of the form  $a^n bc^n$  which is a typical example of an irregular language. It is a known fact that such languages can not be expressed using finite automata. Therefore, they are beyond automata-based model checking. *M* is not type safe because the type of *x* can be either integer 0 or a signal. In general, *x* could be any type. This as well presents a problem to current model-checking techniques. Lastly,

*N* allows an infinitely number of threads of *f* running independently, which would result in an infinite internal loop without returning a value, i.e., a divergence in CSP's terms.

#### 4.1 Automated Construction

We developed an experimental tool to automatically construct UPPAAL models from Orc models using XML and Java technology. We start with parsing the Orc program and building an Abstract Syntax Tree. Afterwards, each Orc language construct is converted to a timed automaton or a network of time automata according to our definitions in Section 3. The output of the program is an XML representation of the UPPAAL model, which is ready to be employed and verified. The experimental tool and Orc examples appeared in this paper can be found on the web [9].


We briefly mention some of the implementation issues here. Because UPPAAL does not allow data to pass through channels, global variables are carefully defined to pass along the values, i.e., a *publish* event is always attached with an assignment to the respective global variable. An aggressive simplification procedure is applied whenever possible to simplify and optimize the constructed Timed Automata. For instance, when we apply Definition 6, if we are certain there is only one copy of *g* required, we may do the product of the two automata and remove the *publish* event given that it does not affect the rest of the model. We also try to minimize the number of clock variables by reusing the same ones as so to speed up the verification. However, the simplification and optimization remains as a challenging task and we may improve it by considering Orc laws.

Once the UPPAAL model is built, we may import it using UPPAAL and do verification. For example, it can be easily verified that the first Orc model of the dining philosophers can lead to deadlock. In our experiment, we created 5 philosophers and 5 fork instances. Afterwards we checked if the model is deadlock free using the following property: A[] not deadlock. UPPAAL reports that the property does not hold for the system. A counterexample where all philosophers pick up their left fork can be found via random simulation. In the case that the first philosopher always picks up the right fork, we verify that the Orc model is deadlock-free and it satisfies properties like that no more than half of the philosophers can be eating at the same time etc.

#### 4.2 Case Study: Orchestrating an Auction

In this subsection, we demonstrate the construction of the UPPAAL model from Orc as well as property checking through a typical web-based application, i.e., running an auction for an item. This example was originally presented in [17].

First, the item is advertised by calling site  $Adv(v_0)$ , which posts its description and a minimum bid price at a web site. Bidders put their bids on specific channels. In UP-PAAL, a template called *Bidder* is built, which outputs a bid on channel *bid*. In general, there are multiple *Bidders*. A *Multiplexor* is used to merge all the bids into a single channel, i.e., *bid*. The Timed Automata for the sites (like,  $Adv(v_0)$ , PostNext(m) and *PostFinal*(n)) used in this example are not shown, because they have the same structure as the TA in Figure 8.



(d):Timed Automata for Bids(v) part 3

Fig. 9. Basic Sites in Auction Example

 $Multiplexor_i \cong bid_i.get > y > bid.put(y) \gg Multiplexor_i$ Multiplexor  $\widehat{=}$  Multiplexor<sub>1</sub> | Multiplexor<sub>2</sub> | ... | Multiplexor<sub>i</sub>

Three variations on the auction strategy,  $Auction_i(v)$   $(1 \le i \le 3)$  are considered. We start the auction by executing  $z :\in Auction_i(V)$  where V is the minimum acceptable bid.

Non-terminating Auction . The first solution continually takes the next bid from channel bid which exceeds the current (highest) bid and posts it at a web site by calling PostNext.

 $nextBid(u) \stackrel{\frown}{=} bid.get > x > \{(if(x > u) \gg let(x)) \mid (if(x \le u) \gg nextBid(u))\}$  $Bids(v) \cong nextBid(v) > y > (let(y) | Bids(y))$ 

Orc expression *nextBid*(*v*) returns the next bid from *c* exceeding *v*. The site call *if*(x > c) v) returns a signal if x > v and remains silent otherwise. Bids(v) returns a stream of bids from *bid* where the first bid exceeds v and successive bids are strictly increasing. The following strategy starts the auction by advertising the item, and posts successively higher bids at a web site. But the expression evaluation never terminates. The Timed Automata of nextBid(u) and Bids(v) are shown in Figure 9. The Timed Automata of nextBid(u) is simplified by combining the two if-condition automata with the main *nextBid*(*u*) TA, because the two conditions (x > u) and  $(x \le u)$  are exclusive.

$$Auction_1(p) \cong Adv(p) \gg Bids(p) > z > PostNext(z) \gg 0$$

Following the Timed Automata semantics defined in Section 3,  $Auction_1(v)$  is interpreted as the automata in Figures 10 and 11.

By checking with UPPAAL, we can see that this version of the auction system is deadlock free, which means it never terminates. In this example, we assume that expression let(y) in Bids(y) is carried out fast enough so that there will not be an infinite number of threads of let(y). In addition to deadlock-freeness, we may verify properties like a bid is never lower than the minimum (see examples in Table 2).




Fig. 10. TA for Auction<sub>1</sub> part 1



Fig. 11. TA for Auction<sub>1</sub> part 2

Orc	Property	Result	Time(s)	Remark
$Auction_1$	A[] not deadlock	true	20	Non-terminating.
$Auction_1$	A[] not (PostNext.posted<250)	true	3	No bid price lower 250.
$Auction_1$	A[] not(old==0) imply new>old	true	90	Price posted on the PostNext
				site keeps increasing.
$Auction_1$	E <> PostNext.posted == 500	true	1	Possible to post 500.
$Auction_2$	A[] not deadlock	false	1	Terminating.
Auction <sub>2</sub>	A[] PostFinal.postFinal imply	true	150	Auction terminates after h
	Auc.c>=h			time units.
$Auction_2$	A[] PostFinal.final == 1000 imply	true	10	The final bid comes from
	<i>Bidder10.bid</i> == <i>true</i>			the respective bidder.
$Auction_3$	A[] not deadlock	false	1	Terminating.
$Auction_3$	E[] not(PostNext.p1 <h and<="" td=""><td>true</td><td>60</td><td>It is not possible to post a</td></h>	true	60	It is not possible to post a
	PostNext.p1>0)			highest bid before <i>h</i> time units.

Table 2. Experiment Results

In order to save space, the automata in the next two examples have been simplified whenever possible. Committed states are used to prevent undesired interleaving behaviors. For example, it is used to publish multiple signals at once for expressions like let(x, y, z).

Terminating Auction. The previous program is modified so that the auction terminates if no higher bid arrives for h time units (say, h is an hour). The winning bid is then posted by calling *PostFinal*, and the goal variable is assigned the value of the winning bid. The expression Tbids(v), where v is a bid, returns a stream of pairs (x, flag), where x is a bid value,  $x \ge v$ , and *flag* is boolean. If *flag* is *true*, then x exceeds its previous bid, and if false then x equals its previous bid, i.e., no higher bid has been received in an hour.

 $Tbids(v) \cong let(x, flag) \mid if(flag) \gg Tbids(x)$ where  $(x, flag) :\in nextBid(v) > v > let(v, true) | Rtimer(h) \gg let(v, false)$  $Auction_2(v) \cong Adv(v) \gg Tbids(v) > (x, flag) >$  $\{if(flag) \gg PostNext(x) \gg \mathbf{0} \mid if(flag) \gg PostFinal(x) \gg let(x)\}$ 

In this auction, a new site call named PostFinal is added which is quite similar to PostNext. The difference between a non-terminating auction and a terminating auction is that a *time-out* (*h* time unit) process is added. As *time-out* (or *timed-interrupt*) is a typical timing behavior, we do define some templates to treat them specially and effectively. A list of typical composable timing patterns formally defined in terms of Timed Automata is available elsewhere in [8]. For example in Figure 12, we can use the




Fig. 12. Auction<sub>2</sub>: Terminating Auction Fig. 13. Auction<sub>3</sub>: Batch Processing

typical way of dealing with *time-out* in Timed Automata by adding a clock to record the time, as well as some clock constraints to guard the transitions. The constructed Timed Automata for  $Auction_2$  is shown in Figure 12, in which c denotes the clock and h is a constant.

**Batch Processing.** The previous solution posts every higher bid as it appears in channel *bid*. It is reasonable to post higher bids only once each hour. Thus, the last solution collects the best bid over an hour and posts it. If this bid does not exceed the previous posting, i.e., no better bid has arrived in an hour, the auction is closed, the winning bid is posted and its value is returned as the result. In the interest of space, we skip the Orc model and the construction. The detail of the auction is available elsewhere in [17]. The constructed Timed Automaton is presented in Figure 13.

In the verification experiment of auction example using UPPAAL, we created 10 Bidders whose bid prices are from 200 to 1100, while the minimum bid price is 250. UP-PAAL version 3.4 is installed on a machine running Windows XP with 3GHz Pentium 4 processor and 512MB memory. Some properties concerning all three auction strategies together the verification time are illustrated in Table 2.

#### 4.3 Case Study: Purchase Order Handling

In this subsection, we present an example for handling purchase order, which was originally presented by Mistra and Cook [13].

 $\begin{aligned} GetInv(custInfo, PO) &\cong ProduceInv(price, prodSchd) > inv > let(inv) \\ & \textbf{where} (price, prodSchd) : \in \\ & (let(x, y) \\ & \textbf{where} \ x : \in InitPriceCal(PO) \gg GetPrice(shpInfo) > x > let(x) \\ & y : \in (InitProdSchd(PO) \gg GetProdSchd(shpSchd) > y > let(y) \\ & \textbf{where} \ shpSchd : \in GetShpSchd(shpInfo))) \\ & \textbf{where} \ shpInfo : \in GetShpInfo(custInfo)) \\ POHandling(custInfo, PO) \cong MailInv(inv, custInfo) \\ & \textbf{where} \ inv : \in GetInv(custInfo, PO) | Rtimer(t) \gg let(error) \end{aligned}$ 

On receiving the purchase order from a customer, the process initiates three tasks concurrently: calculating the final price for the order, selecting a shipper, and scheduling the production and shipment for the order. While some of the processing can proceed concurrently, there are control and data dependencies between the three tasks. In particular, the shipping price is required to finalize the price calculation, and the shipping date is required for the complete fulfillment schedule. When the three tasks are completed, invoice processing can proceed and the invoice is mailed to the customer. If the invoice can not be generated within t time units, an error message is sent to the customer.

The purpose of this example is to show that the complex Orc expression can be represented by a clear UPPAAL model and the verification of time and data dependency. The UPPAAL model and property checking of this example are skipped (refer to [9]).

# 5 Conclusion and Future Works

The contribution of our work is threefold. Firstly, we defined an automata-based semantics for the Orc language, which allows a systematic construction of Timed Automata models from Orc models. Secondly, we explored ways of use UPPAAL to verify critical properties over Orc models. Lastly, we developed a tool to automate our approach.

There are some possible future works. One is better tool support of our approach, e.g., a graphical user interface for editing Orc models, hiding UPPAAL programs and visualizing counter examples if there are any, a better simplification and optimization strategy, etc. Another possible future work concerns the inadequate data passing capability of Orc, i.e., no complex data structure is supported. Therefore, we might provide a mechanism for introducing and manipulating data structures like arrays and tuples in our tool. The long term objective of this work is to investigate the relationship between process algebras and automata theories, e.g., provide theories and tools for applying automata-based model-checking to languages and notations based on process algebra.

# Acknowledgements

The authors would like to thank Prof. Jayadev Misra for insightful discussion on the Orc language and pointing out relevant papers.

### References

- R. Alur and D. L. Dill. A Theory of Timed Automata. *Theor. Comput. Sci.*, 126(2):183–235, 1994.
- T. Amnell, A. David, and Y. Wang. A Real-Time Animator for Hybrid Systems. In J. W. Davidson and S. L. Min, editors, *LCTES*, volume 1985 of *Lecture Notes in Computer Science*, pages 134–145. Springer, 2000.
- T. Amnell, E. Fersman, P. Pettersson, H. Sun, and Y. Wang. Code Synthesis for Timed Automata. Nord. J. Comput., 9(4):269–300, 2002.
- J. Bengtsson, K. G. Larsen, F. Larsson, P. Pettersson, and Y. Wang. UPPAAL a Tool Suite for Automatic Verification of Real-Time Systems. In R. Alur, T. A. Henzinger, and E. D. Sontag, editors, *Hybrid Systems*, volume 1066 of *Lecture Notes in Computer Science*. Springer, 1995.
- 5. P. Brooke. *A Timed Semantics for a Hierarchical Desgn Notation*. PhD thesis, University of York, 1999.

- J.S. Dong et al.
- W. R. Cook and J. Misra. A Structured Orchestration Language. 2005. Available for download at http://www.cs.utexas.edu/users/wcook/projects/orc.
- C. Daws, A. Olivero, S. Tripakis, and S. Yovine. The tool KRONOS. In Hybrid System III: Verification and Control, pages 208–219, 1996.
- J. S. Dong, P. Hao, S. Qin, J. Sun, and Y. Wang. Timed Patterns: TCOZ to Timed Automata. In J. Davies, W. Schulte, and M. Barnett, editors, *ICFEM'04*, volume 3308 of *Lecture Notes* in Computer Science, pages 483–498. Springer, 2004.
- 9. J. S. Dong, Y. Liu, J. Sun, and X. Zhang. http://nt-appn.comp.nus.edu.sg/fm/orc, 2006.
- H. Foster, S. Uchitel, J. Magee, and J. Kramer. Model-based Verification of Web Service Compositions. In *Automated Software Engineering 2003*, 2003.
- T. A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic Model Checking for Real-Time Systems. In 7th. Symposium of Logics in Computer Science, pages 394–406, 1992.
- 12. C. A. R. Hoare. *Communicating Sequential Processes*. International Series in Computer Science. Prentice-Hall, 1985.
- 13. IBM, BEA Systems, Microsoft, SAP AG, and Siebel Systems. BPEL4WS, Business Process Execution Language for Web Service version 1.1, 2003. http://www.siebel.com/bpel.
- H. M. Lin and Y. Wang. A Proof System for Timed Automata. In J. Tiuryn, editor, *FoSSaCS*, volume 1784 of *Lecture Notes in Computer Science*, pages 208–222, 2000.
- 15. R. Milner. Communication and Concurrency. Prentice-Hall International, 1989.
- 16. R. Milner. Communicating and Mobile Systems: the  $\pi$  Calculus. Cambridge University Press, 1999.
- J. Misra and W. Cook. Computation Orchestration: A Basis for Wide-Area Computing. To appear in the Journal of Software & Systems Modeling, 2006.
- J. Misra, T. Hoare, and G. Menzel. A Tree Semantics of an Orchestration Language. In M. Broy (ed.) Proc. of the NATO Advanced Study Institute, Engineering Theories of Software Intensive Systems, NATO ASI Series, Marktoberdorf, Germany, August 2004.
- G. G. Pu, X. P. Zhao, S. L. Wang, and Z. Y. Qiu. Towards the semantics and verification of BPEL4WS. In *International Workshop on Web Languages and Formal Methods*, UK, 2005.
- 20. A.W. Roscoe. The Theory and Practice of Concurrency. Prentice-Hall, 1997.
- 21. S. Schneider and J. Davies. A Brief History of Timed CSP. *Theoretical Computer Science*, 138, 1995.
- 22. M. P. Singh and M. N. Huhns. Service-Oriented Computing. John Wiley & Sons, Ltd, 2005.
- 23. M. Sorea. TEMPO: A Model-checker for Event-recording Automata. In *Proceedings of Workshop on Real-time Tools*, August 2001.
- 24. A. Tiu. Model Checking for Pi-calculus Using Proof Search. In *CONCUR'05*, San Francisco, August 2005.

# **Appendix.** Correctness Proof

This section presents the proof of the weak bi-simulation relation between the timed automata and the operational semantics of Orc. In this proof, the Orc expressions refer to a subset of Orc langauge that is regular, type-safe and with a finite number of threads (see Section 4 for details).

**Definition 10.** Given an Orc expression, the transition system associated with the expression is  $(\mathcal{O}, o_0, \Sigma, \longrightarrow_1)$  where  $\mathcal{O}$  is the set of possible Orc configurations,  $o_0$  is the initial given Orc expression,  $\Sigma$  is the alphabet which includes all events in the Orc semantics [17], and  $\longrightarrow_2$  is the transition relation by the transition rules [17].

**Definition 11.** Given a Timed Automaton, the transition system associated with the automaton is  $(S, s_0, \Sigma \cup \mathbb{T}, \longrightarrow_2)$  where  $S \cong S \times V$  is the set of all possible states. Each state is composed of a control state and a valuation of the clocks. The initial state  $s_0 = \langle i, v_0 \rangle$  comprises the initial state i and a zero valuation  $v_0. \longrightarrow_2 \subseteq S \times (\Sigma^{\tau} \cup \mathbb{T}) \times S$  comprises all possible transitions of the following two kinds:

- a time passing move  $\langle s, v \rangle \xrightarrow{\delta}_2 \langle s, v + \delta \rangle$ .
- an action execution  $\langle s, v \rangle \xrightarrow{a}_2 \langle s', v' \rangle$  iff  $s \xrightarrow{a; X; \varphi} s'$ . That is, the clock interpretation meets the guard ( $v \models \varphi$ ), and the new clock valuation satisfies: v'(x) = 0 for all  $x \in X$  and v'(x) = v(x), for all  $x \notin X$ .

**Definition 12.** For any  $o \in O$  and  $s \in S$ ,  $c \approx s$  if and only if,

-  $\forall \alpha \in \Sigma, o \xrightarrow{\alpha}_{1} o'$  implies there exists s' such that  $s \xrightarrow{\alpha}_{2} s'$ , and  $o' \approx s'$ . -  $\forall \alpha \in \Sigma, s \xrightarrow{\alpha}_{2} s'$  implies there exists o' such that  $o \xrightarrow{\alpha}_{1} o'$ , and  $o' \approx s'$ .

**Theorem 2.** Given an Orc expression Orc, let  $LTS_{Orc} \cong (\mathcal{O}, o_0, \Sigma, \longrightarrow_2)$  be the transition system associated with the expression. Let  $\mathcal{A}_{Orc}$  be the corresponding Timed Automaton defined using definition 3 to 9 in the paper. Let  $LTS_{\mathcal{A}_{Orc}} \cong (S, s_0, \Sigma \cup \mathbb{T}, \longrightarrow_1)$  be the transition system associated with the Timed Automaton.  $o_0 \approx s_0$ .

**Proof:** The theorem can be proved by a structural induction on the Orc expressions. To abuse notations, we write  $Orc \approx A_{Orc}$  to mean  $LTS_{Orc}.o_0 \approx LTS_{A_{Orc}}.s_0$ .

- 0: In Orc semantics, there is no transition rule for 0, so  $LTS_0$  is a single state transition system without any transitions. The same is  $LTS_{\mathcal{A}_0}$ . Thus,  $\mathbf{0} \approx \mathcal{A}_0$ .
- let(z): In Orc semantics, the only transition for  $LTS_{let(z)}$  is  $let(z) \xrightarrow{publish_z} \mathbf{0}$ . It is also the only transition in the responding Timed Automaton. Thus,  $let(z) \approx \mathcal{A}_{let(z)}$ .
- *Rtimer*(*t*): In Orc semantics [17], there is no transition rules for this basic site. However, it plays an important role in our work. After being called, the only transition allowed is time passing,

$$Rtimer(t) \stackrel{\delta_{t_1}}{\longrightarrow}_1 Rtimer(t-t_1); Rtimer(t) \stackrel{\delta_t}{\longrightarrow}_1 \mathbf{0}$$

The calling site is blocked until the *t* time units has elapsed. By definition 4 and 11, the Timed Automaton bi-simulates the site Rtimer(t).

- The proof for fundamental sites *if* and *Signal* are skipped. There are no formal semantics defined for them. We can treat them as the normal site calls.
- Site call M(P): According to Orc's operational semantics [17], the transitions in  $LTS_{M(P)}$  are  $M(P) \xrightarrow{call_{M(P)}}{1} ?k$  and  $?k \xrightarrow{get_{M(P)}}{1} let(v)$ . According to our definition 5, the two transitions have one-to-one correspondence to the transitions in the Timed Automaton shown in figure 2. In particular,  $s_2 \approx let(v)$  and, therefore,  $s_1 \approx ?k$  and, lastly,  $s_i \approx M(P)$ . Thus,  $M(P) \approx \mathcal{A}_{M(P)}$ .
- Sequential composition f > x > g: According to the operational semantics of Orc, the two transitions available for the sequential composition are:

$$\begin{array}{l} f > x > g \stackrel{a}{\longrightarrow}_1 f' > x > g \quad if \quad f \stackrel{a}{\longrightarrow}_1 f' \\ f > x > g \stackrel{publish_v}{\longrightarrow}_1 (f' > x > g) \mid [v/x].g \quad if \quad f \stackrel{publish_v}{\longrightarrow}_1 f' \end{array}$$

Assume  $f \approx \mathcal{A}_f$  and  $g \approx \mathcal{A}_g$ . For every *a* such that if  $f \stackrel{a}{\longrightarrow}_1 f'$ , there is a transition in  $LTS_{f \gg g}$ . Because  $\mathcal{A}_{f \gg g}$  is  $\mathcal{A}_f \parallel \mathcal{A}'_g$  (by definition 6), there is a corresponding transition in  $\mathcal{A}_{f \gg g}$  because *a* is local to automaton  $\mathcal{A}_f$  and by definition 2 the local actions are free to occur. Moreover,  $f' \approx \mathcal{A}_{f'}$  by assumption. If  $f \stackrel{publish_v}{\longrightarrow}_1 f'$ , then  $f > x > g \stackrel{publish_v}{\longrightarrow}_1 (f' > x > g) \mid [v/x].g$ . By definition 6, there is a corresponding transition in  $\mathcal{A}'_g$ . As long as the number of *publish* events are finite, there is always a corresponding transition in one of the  $\mathcal{A}'_g$ .

In the other direction, for every transition *a* from the initial state of  $\mathcal{A}_{f \gg g}$ , if *a* is a *publish* event, it must be a synchronization between  $\mathcal{A}_f$  and one of the  $\mathcal{A}'_g$ . By assumption, there must be a transition  $f \xrightarrow{a}_1 f'$ . Therefore, there is a corresponding transition in  $f > x > g \xrightarrow{publish_v} (f' > x > g) | [v/x] \cdot g$ . If *a* is a local event, then it must belong to  $\mathcal{A}_f$  because the only transition in  $\mathcal{A}'_g$  at its initial state is a synchronized *publish* event. There must be a corresponding transition in  $LTS_f$  and  $LTS_{f \gg g}$ . By induction, we conclude  $f > x > g \approx \mathcal{A}_{f \gg g}$ .

- Symmetric composition  $f \mid g$ : According to the operational semantics of Orc, the two transitions available for the sequential composition are:

$$f \mid g \stackrel{a}{\longrightarrow}_1 f' \mid g \text{ if } f \stackrel{a}{\longrightarrow}_1 f'$$
$$f \mid g \stackrel{a}{\longrightarrow}_1 f \mid g' \text{ iff } g \stackrel{a}{\longrightarrow}_1 g'$$

Therefore, f and g are interleaving. By definition 7, the corresponding Timed Automaton is defined as  $\mathcal{A}_{f|g} \cong \mathcal{A}_f \parallel \mathcal{A}_g$ . The events in both f and g are renamed so that there is no synchronization between f and g. Assume  $f \approx \mathcal{A}_f$  and  $g \approx \mathcal{A}_g$ . By definition 2 and the above, transitions rules, we conclude  $f \mid g \approx \mathcal{A}_{f|g}$ .

- Asymmetric composition f where  $x :\in g$ : According to the operational semantics of Orc, the two transitions available for the sequential composition are:

*f* where 
$$x :\in g \xrightarrow{a}_{1} f'$$
 where  $x :\in g$  if  $f \xrightarrow{a}_{1} f'$   
*f* where  $x :\in g \xrightarrow{a}_{1} [v/x] f$  if  $g \xrightarrow{a}_{1} g'$   
*f* where  $x :\in g \xrightarrow{a}_{1} f$  where  $x :\in g'$  if  $g \xrightarrow{a}_{1} g'$  and  $a \neq !v$ 

Form the transaction rules we can conclude the following three properties: 1) f and g run in parallel; 2) the first returned value of g is passed to f and g stops; 3) f is blocked if x is not available. From the three properties, the transition system  $LTS_f$  where  $x:\in g$  is the production of  $LTS_f$  and  $LTS_g$ , where they synchronized on the transition *publish*<sub>x</sub> and g is stopped after the synchronization.  $LTS_{\mathcal{A}_f}$  where  $x:\in g$  is exactly the same transition according to the definition 7, which uses the shared flag to stop the execution of g.

- Expression call  $E(P) \cong f$ : According to the operational semantics of Orc, the transition available for expression call composition is:  $E(P) \xrightarrow{\tau} [P/x] f$  iff  $[[E(x) \cong f]] \in D$ . The internal event  $\tau$  acts as the initial event of the expression. It passes the input value to formal parameters. The equivalent event in the TA model is  $call_E(P)$ 

event in the definition 9. The one-to-one mapping is shown in the following two transition systems.

$$LTS_{E(P)} \stackrel{\widehat{=}}{=} (\{LTS_f.\mathcal{S} \cup o_0\}, \{LTS_f.\mathcal{\Sigma} \cup \tau\}, o_0, \\ \{LTS_f. \longrightarrow_1 \cup (o_0, \tau, LTS_f.o_0)\}) \\ LTS_{\mathcal{A}_{E(P)}} \stackrel{\widehat{=}}{=} (\{LTS_{\mathcal{A}_f}.\mathcal{S} \cup (i, v_0)\}, \{LTS_{\mathcal{A}_f}.\mathcal{\Sigma} \cup \tau\}, (i, v_0), \\ \{LTS_f. \longrightarrow_1 \cup ((i, v_0), \tau, (LTS_f.s_0.i, v_0)))\})$$

Therefore, we conclude that our Timed Automata semantics is sound.