Skip to main content
SpringerLink
Log in

Time Aware Modelling and Analysis of Multiclocked VLSI Systems

  • Conference paper
Formal Methods and Software Engineering (ICFEM 2006)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 4260))

Included in the following conference series:

  • 645 Accesses

Abstract

We introduce a formal, time aware framework for modelling and analysis multiclocked VLSI systems. We define a delay calculus framework for our timed formalism, and, furthermore, constraints with which to confine the correctness of the system under development, not only logically but also with respect to timing characteristics. We give an elaborate definition of the timed formalism, Timed Action Systems, and its delay models. With the timing aware formal development framework it is possible to obtain information of multiclocked VLSI systems already at high abstraction levels as our application, a GALS (globally asynchronous, locally synchronous) system, shows.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Allen, J.F.: Maintaining knowledge about temporal intervals. Commun. ACM 26(11), 832–843 (1983)

    Article  MATH  Google Scholar 

  2. Alur, R., Dill, D.L.: A theory of timed automata. Theoretical Computer Science 126(2), 183–235 (1994)

    Article  MATH  MathSciNet  Google Scholar 

  3. Back, R.-J., Sere, K.: From modular systems to action systems. In: Proc. of Formal Methods Europe 1994, Spain. LNCS. Springer, Heidelberg (1994)

    Google Scholar 

  4. Berry, G., Gonthier, G.: The Esterel synchronous programming language: Design, semantics, implementation. Science of Computer Programming 19(2), 87–152 (1992)

    Article  MATH  Google Scholar 

  5. Berry, G., Sentovich, E.: Multiclock Esterel. In: Margaria, T., Melham, T.F. (eds.) CHARME 2001. LNCS, vol. 2144, pp. 110–125. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  6. Bormann, D.S., Cheung, P.Y.: Asynchronous wrapper for heterogeneous systems. In: Computer Design: VLSI in Computers and Processors, pp. 307–314 (1997)

    Google Scholar 

  7. Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Standford University (1984)

    Google Scholar 

  8. Dijkstra, E.W.: A Discipline of Programming. Prentice-Hall International, Englewood Cliffs (1976)

    MATH  Google Scholar 

  9. Dobkin, R., Ginosar, R., Sotiriou, C.: Data synchronisation issues in gals socs. In: International Conference on Asynchronous Circuits and Systems, pp. 170–179 (2004)

    Google Scholar 

  10. Guernic, P.L., Gautier, T., Borgne, M.L., Maire, C.L.: Programming real-time applications with SIGNAL. Proceedings of the IEEE 79(9), 1321–1335 (1991)

    Article  Google Scholar 

  11. Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D.: The synchronous data-flow programming language LUSTRE. Proceedings of the IEEE 79(9), 1305–1320 (1991)

    Article  Google Scholar 

  12. He, J., Turner, K.J.: Specifying hardware timing with ET-LOTOS. In: Margaria, T., Melham, T.F. (eds.) CHARME 2001. LNCS, vol. 2144, pp. 161–166. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  13. Kim, H., Beerel, P.A., Stevens, K.: Relative timing based verification of timed circuits and systems. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems, pp. 115–124 (April 2002)

    Google Scholar 

  14. Krstic, M., Grass, E., Stahl, C.: Request-driven gals technique for wireless communication system. In: Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 76–85. IEEE, Los Alamitos (2005)

    Chapter  Google Scholar 

  15. Mekie, J., Chakraborty, S., Venkatarami, G., Thiagarajan, P., Sharma, D.: Interface design for rationally clocked gals systems. In: Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 160–171. IEEE, Los Alamitos (2006)

    Chapter  Google Scholar 

  16. Muttersbach, J., Villiger, T., Fichtner, W.: Practical design of globally-asynchronous locally-synchronous systems. In: Advanced Research in Asynchronous Circuits and Systems, pp. 52–59 (2000)

    Google Scholar 

  17. Negulescu, R., Peeters, A.: Verification of speed-dependences in single-rail handshake circuits. In: Advanced Research in Asynchronous Circuits and Systems, pp. 159–170 (1998)

    Google Scholar 

  18. Plosila, J.: Self-Timed Circuit Design - The Action System Approach. PhD thesis, University of Turku (1999)

    Google Scholar 

  19. Plosila, J., Liljeberg, P., Isoaho, J.: Modelling and refinement of an on-chip communication architecture. In: Lau, K.-K., Banach, R. (eds.) ICFEM 2005. LNCS, vol. 3785, pp. 219–234. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  20. Rajan, B., Shyamasundar, R.: Multiclock Esterel: a reactive framework for asynchronous design. In: Parallel and Distributed Processing Symposium, pp. 201–209 (2000)

    Google Scholar 

  21. Sekerinski, E., Sere, K.: A theory of prioritizing composition. The Computer Journal 39(8), 701–712 (1996)

    Article  Google Scholar 

  22. Stevens, K., Ginosar, R., Rotem, S.: Relative timing. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 129–140 (February 2003)

    Google Scholar 

  23. Turner, K.J., Sinnott, R.O.: DILL: Specifying digital logic in LOTOS. In: Proc. Formal Description Techniques VI, pp. 71–86. North-Holland, Amsterdam (1994)

    Google Scholar 

  24. Westerlund, T., Plosila, J.: Formal timing model for hardware components. In: Proceedings of the 22nd NORCHIP Conference, Norway, pp. 293–296 (November 2004)

    Google Scholar 

  25. Westerlund, T., Plosila, J.: Back-annotation of timing information into a formal hardware model: A case study. In: International Symposium on Signals, Circuits, and Systems - ISSCS 2005, Romania, pp. 625–628 (July 2005)

    Google Scholar 

  26. Westerlund, T., Plosila, J.: Formal modelling of synchronous hardware components for system-on-chip. In: International Symposium on System-On-Chip, Finland, pp. 116–119 (November 2005)

    Google Scholar 

  27. Westerlund, T., Plosila, J.: Time aware system refinement. In: REFINE 2006 Workshop (2006) (page to appear)

    Google Scholar 

  28. Zhuang, S., Carlsson, J., Wanhammar, L.: A design approach for gals based systems-on-chip. In: Solid-State and Integrated Circuits Technology, pp. 1368–1371 (2004)

    Google Scholar 

  29. Zhuang, S., Carlsson, J., Wanhammar, L.: A design approach for gals based systems-on-chip. In: 7th Internation Conference on Solid-State and Integrated Circuits Technology, vol. 2, pp. 1368–1371 (October 2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Turku Centre for Computer Science, Lemminkäisenkatu 14 A, FI-20520, Turku, Finland

    Tomi Westerlund

  2. Department of Information Technology, Department of Information Technology, University of Turku, FI-20014, Turku, Finland

    Tomi Westerlund & Juha Plosila

Authors
  1. Tomi Westerlund
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Juha Plosila
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. International Institute of Software Technology, United Nations University, Macau, China

    Zhiming Liu

  2. Software Engineering Institute, East China Normal University, 200062, Shanghai, China

    Jifeng He

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Westerlund, T., Plosila, J. (2006). Time Aware Modelling and Analysis of Multiclocked VLSI Systems. In: Liu, Z., He, J. (eds) Formal Methods and Software Engineering. ICFEM 2006. Lecture Notes in Computer Science, vol 4260. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11901433_40

Download citation

  • DOI: https://doi.org/10.1007/11901433_40

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-47460-9

  • Online ISBN: 978-3-540-47462-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation