Abstract
Control systems are required to comply with certain safety and liveness correctness properties. In most cases, such systems have an intrinsic degree of complexity and it is not easy to formally analyze them, due to the resulting large state space. Also, exhaustive simulation and testing can easily miss system errors, whether they are life-critical or not. In this work, we introduce an interlocking control approach that is based on the use of the so-called Distributed Signal Boxes (DSBs). The proposed control design is applied to a railway-interlocking problem and more precisely, to the Athens underground metro system. Signal boxes correspond to the network’s interlocking points and communicate only with their neighbor signal boxes. Communication takes place by the use of rendezvous communication channels. This design results in a simple interlocking control approach that compared to other centralized solutions produces a smaller and easier to analyze state space. Formal analysis and verification is performed with the SPIN model checker.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Hansen, K.M.: Formalizing Railway Interlocking Systems. In: Proceedings of the 2nd FMERail Workshop (1998)
Garmhausen, V.H., Campos, S., Cimatti, A., Clarke, E., Giunchiglia, F.: Verification of a Safety-Critical Railway Interlocking System with Real time Constraints. In: Science of Computer Programming, vol. 36(1), pp. 53–64. Elsevier North-Holland, Amsterdam (2000)
Campos, S., Clarke, E., Minea, M.: The Verus tool: a quantitative approach to the formal verification of real-time systems. In: Proceedings of the Conference on Computer Aided Verification (1997)
Cimatti, A., Giuchiglia, F., Mongardi, G., Romano, D., Torielli, F., Traverso, P.: Model Checking Safety Critical Software with SPIN: an Application to a Railway Interlocking System. In: Proceedings of the 3rd SPIN workshop (1997)
Cimatti, A., Giunchiglia, F., Mongardi, G., Romano, D., Torielli, F., Traverso, P.: Formal Verification of a Railway Interlocking System using Model Checking. Formal Aspect of Computing 10(4), 361–380 (1998)
Holzmann, G.J.: The Model Checker SPIN. IEEE Transaction on Software Engineering 5(23), 279–295 (1997)
Gnesi, S., Latella, D., Lenzini, G., Abbaneo, C., Amendola, A., Marmo, P.: A Formal Specification and Validation of a Critical System in Presence of Byzantine Errors. In: Schwartzbach, M.I., Graf, S. (eds.) TACAS 2000. LNCS, vol. 1785, pp. 535–549. Springer, Heidelberg (2000)
Winter, K., Robinson, N.J.: Modelling large railway interlockings and model checking small ones. In: Proceedings of the 26th AustralAsian Computer Science Conference in Research and Practice in Information Technology, Adelaide, Australia, pp. 309–316 (2003)
Hlavaty, T., Preucil, L., Stepan, P., Klapka, S.: Formal methods in development and testing of railway interlocking systems. In: Proceedings of the Conference on Intelligent Methods for Quality Improvement in Industrial Practice. Prague: CTU FEE, Department of Cybernetics, vol. 1, pp. 14–25. The Gerstner Laboratory (2002)
Haxthausen, A.E., Peleska, J.: Formal Development and Verification of a Distributed Railway Control System. IEEE Transactions on Software Engineering 26(8), 687–701 (2000)
Arozarena, P., Frints, M., Collins, S., Fallon, L., Zach, M., Serrat, J., Nielsen, J.: Madeira: A peer-to-peer approach to network management. In: Proceedings of the Wireless World Research Forum, Shanghai, China (April 2006)
The SPIN model checker official website, Available at, http://spinroot.com/
Holzmann, G.J.: Design and Validation of Computer Protocols. Prentice-Hall, Englewood Cliffs (1991)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Basagiannis, S., Katsaros, P., Pombortsis, A. (2006). Interlocking Control by Distributed Signal Boxes: Design and Verification with the SPIN Model Checker. In: Guo, M., Yang, L.T., Di Martino, B., Zima, H.P., Dongarra, J., Tang, F. (eds) Parallel and Distributed Processing and Applications. ISPA 2006. Lecture Notes in Computer Science, vol 4330. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11946441_32
Download citation
DOI: https://doi.org/10.1007/11946441_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-68067-3
Online ISBN: 978-3-540-68070-3
eBook Packages: Computer ScienceComputer Science (R0)