Skip to main content

Fractional Full-Search Motion Estimation VLSI Architecture for H.264/AVC

  • Conference paper
  • 876 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNIP,volume 4319))

Abstract

A novel half-pel full-search motion estimation VLSI architecture for H.264/AVC video encoders is presented in this paper. Based on the processing element arrays eliminating redundant data accesses and attaining 100 % utilization, the architecture can be implemented with low clock rate while having high processing throughput. Such an implementation is particularly suited to applications requiring real time operations with high compression efficiency and low power.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Chandrakasan, A.P., Brodersen, R.W.: Minimizing power consumption in digital CMOS circuits. Proceedings of the IEEE 83, 498–523 (1995)

    Article  Google Scholar 

  2. Kuhn, P.: Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation. Kluwer Academic, Dordrecht (1999)

    MATH  Google Scholar 

  3. Ou, C.M., Lee, C.F., Hwang, W.J.: An efficient VLSI architecture for H.264 variable block size motion estimation. IEEE Trans. Consumer Electronics 51, 1291–1299 (2005)

    Article  Google Scholar 

  4. Richardson, I.E.G.: H.264 and MPEG-4 Video Compression. John Wiley & Sons, Chichester (2003)

    Book  Google Scholar 

  5. Sayed, M., Badawy, W.: A half-pel motion estimation architecture for MPEG-4 applications. Proc. IEEE Int. Symp. on Circuits and Systems 2, 792–795 (2003)

    Google Scholar 

  6. Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits and Systems for Video Technology 13, 560–576 (2003)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ou, CM., Roan, HC., Hwang, WJ. (2006). Fractional Full-Search Motion Estimation VLSI Architecture for H.264/AVC. In: Chang, LW., Lie, WN. (eds) Advances in Image and Video Technology. PSIVT 2006. Lecture Notes in Computer Science, vol 4319. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11949534_86

Download citation

  • DOI: https://doi.org/10.1007/11949534_86

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-68297-4

  • Online ISBN: 978-3-540-68298-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics