Lecture Notes in Computer Science Edited by G. Goos, J. Hartmanis, and J. van Leeuwen

Springer Berlin

Berlin Heidelberg New York Hong Kong London Milan Paris Tokyo Amos Omondi Stanislav Sedukhin (Eds.)

Advances in Computer Systems Architecture

8th Asia-Pacific Conference, ACSAC 2003 Aizu-Wakamatsu, Japan, September 23-26, 2003 Proceedings



Series Editors

Gerhard Goos, Karlsruhe University, Germany Juris Hartmanis, Cornell University, NY, USA Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Amos Omondi Flinders University School of Informatics and Engineering Bedford Park, SA 5042, Australia E-mail: amos@infoeng.flinders.edu.au

Stanislav Sedukhin The University of Aizu Aizu-Wakamatsu City, Fukushima 965-8580, Japan E-mail: sedukhin@u-aizu.ac.jp

Cataloging-in-Publication Data applied for

A catalog record for this book is available from the Library of Congress

Bibliographic information published by Die Deutsche Bibliothek Die Deutsche Bibliothek lists this publication in the Deutsche Nationalbibliografie; detailed bibliographic data is available in the Internet at <http://dnb.ddb.de>.

CR Subject Classification (1998): B.2, B.4, B.5, C.2, C.1, D.4

ISSN 0302-9743 ISBN 3-540-20122-X Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York a member of BertelsmannSpringer Science+Business Media GmbH

http://www.springer.de

© Springer-Verlag Berlin Heidelberg 2003 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Steingräber Satztechnik GmbHPrinted on acid-free paperSPIN 1095361706/31425 4 3 2 1 0

Preface

This conference marked the first time that the Asia-Pacific Computer Systems Architecture Conference was held outside Australasia (i.e. Australia and New Zealand), and was, we hope, the start of what will be a regular event. The conference started in 1992 as a workshop for computer architects in Australia and subsequently developed into a full-fledged conference covering Australasia. Two additional major changes led to the present conference. The first was a change from "computer architecture" to "computer systems architecture", a change that recognized the importance and close relationship to computer architecture of certain levels of software (e.g. operating systems and compilers) and of other areas (e.g. computer networks). The second change, which reflected the increasing number of papers being submitted from Asia, was the replacement of "Australasia" with "Asia-Pacific". This year's event was therefore particularly significant, in that it marked the beginning of a truly "Asia-Pacific" conference. It is intended that in the future the conference venue will alternate between Asia and Australia/New Zealand and, although still small, we hope that in time the conference will develop into a major one that represents Asia to the same extent as existing major computer-architecture conferences in North America and Europe represent those regions.

This year's conference attracted 39 submissions from all over the world – Japan, Australia, the United Kingdom, Germany, South Africa, Egypt, Canada, China, Russia, Czech Republic, India, The Netherlands, Sweden, the USA, and Taiwan – some of these countries were new to the conference. Most of the submissions were of a high quality, but various constraints limited the number that could be accepted for presentation. After a review process, in which each paper was refereed by at least 3 people (including many outside the program committee), we finally selected the 23 papers that are included in this volume. In addition to these "regular submissions", there are a further eight papers that cover "invited talks"; these contributions also represent a new aspect of the conference.

Past Asia-Pacific Computer Systems Architecture Conferences have always been part of the Australasia Computer Science Week, a group of conferences held at the same time and at the same place, and this has always kept the financial and organizational burden low. This year therefore presented new challenges, and we are very grateful to our sponsors, the University of Aizu and the Kayamori Foundation of Information Science, whose generous support made it possible for us to successfully meet these challenges. We also acknowledge our debt to the authors who submitted papers, the referees, the members of the program committee, and the others members of the executive committee.

September 2003

Amos Omondi Stanislav Sedukhin

Organization

The 8th ACSAC 2003 international conference was organized by the University of Aizu, Aizu-Wakamatsu City, Fukushima, 965-8580, Japan.

Executive Committee

Honorary Chair:	Tetsuhiko Ikegami (University of Aizu, Japan)
Program Chairs:	Amos Omondi (Flinders University, Australia)
	Stanislav G. Sedukhin (University of Aizu, Japan)
Publication Coordinator:	Subhash Bhalla (University of Aizu, Japan)
Local Organization:	Stanislav G. Sedukhin (University of Aizu, Japan)
	Kenichi Kuroda (University of Aizu, Japan)
	Miho Nanaumi

Program Committee

David Abramson	Monash University, Australia
Lars Bengtsson	Chalmers University, Sweden
R. Govindarajan	Indian Institute of Science, India
Ian Gibson	Canon Research, Australia
Bernard Gunther	Motorola Australia Software Centre, Australia
Gernot Heiser	University of New South Wales, Australia
Chris Jesshope	University of Hull, UK
David Koch	University of Newcastle, Australia
Kenichi Kuroda	University of Aizu, Japan
Feipei Lai	National Taiwan University, Taiwan
Robert Lang	Intensys, USA
John Morris	University of Western Australia, Australia
Tadao Nakamura	Tohoku University, Japan
Yukihiro Nakamura	Kyoto University, Japan
Ronald Pose	Monash University, Australia
A.P. Preethy	Georgia State University, USA
Benjamin Premkumar	Nanyang Technological University, Singapore
Masatoshi Shima	University of Aizu, Japan
Naofumi Takagi	Nagoya University, Japan
Tay Teng Tiow	National University of Singapore, Singapore
Theo Ungerer	Ulm University, Germany
Jingling Xue	University of New South Wales, Australia
Rumi Zahir	Intel, USA

List of Reviewers

Ben Abderazek	The University of Electro-Communications, Japan
Lars Bengtsson	Chalmers University of Technology, Sweden

Annamalai Benjamin P. Javanta Biswas Anu G. Bourgeois Doug Burger Manuel Chakravarty Kevin Elphinstone Peter Folkesson Bernard K. Gunther Yuanging Guo Gernot Heiser Shyh-Ming Huang Koji Inoue Jonas Jalminger Chris Jesshope Junii Kitamichi Victor V. Korneev Edmund Lai Feipei Lai Thomas Lundqvist Nagi Mekhiel John Morris Vasily Moshnyaga Tadao Nakamura Kiyoshi Oguri Amos Omondi Ronald Pose Daniel Potts Vinod Prasad Damu Radhakrishnan Govindarajan Ramasswamy Pradeep Rao H. Emmanuel Sabu Mostafa I. Soliman Chris Szmajda Naofumi Takagi Shigeyuki Takano Matthew Taylor Georgios Theodoropoulos Tay Teng Tiow Kun-Lin Tsai Harvey Tuch Pavel Tvrdik Fredrik Warg Adam Wiggins Vera Xavier Andre Yakovleff Edmund Yuen

Nanyang Technological University, Singapore Indian Institute of Science, Bangalor, India Georgia State University, USA University of Texas, Austin, USA University of New South Wales, Australia University of New South Wales, Australia Chalmers University of Technology, Sweden Motorola Australia Pty. Ltd. University of Twente, The Netherlands University of New South Wales, Australia National Sun Yat-Sen University, Taiwan Fukuoka University, Japan Chalmers University of Technology, Sweden University of Hull, UK University of Aizu, Japan Research and Development Institute "Kvant", Russia Nanyang Technological University, Singapore National Taiwan University, Taiwan Chalmers University of Technology, Sweden Ryerson University, Canada University of Western Australia, Australia Fukuoka University, Japan Tohoku University, Japan Nagasaki University, Japan Flinders University, Australia Monash University, Australia University of New South Wales, Australia Nanyang Technological University, Singapore State University of New York, New Paltz, USA Indian Institute of Science, India Indian Institute of Science, Bangalor, India Nanyang Technological University, Singapore University of Aizu, Japan University of New South Wales, Australia Nagoya University, Japan University of Aizu, Japan Motorola Australia Pty. Ltd. University of Birmingham, UK National University of Singapore, Singapore National Taiwan University, Taiwan University of New South Wales, Australia Czech Technical University, Czech Republic Chalmers University of Technology, Sweden University of New South Wales, Australia Malardalens University, Sweden Motorola, Inc. Motorola Australia Pty. Ltd., Australia

Sponsoring Institutions

The University of Aizu, Japan

The Kayamori Foundation of Informational Science Advancement, Japan

Table of Contents

Toward Architecting and Designing Novel Computers 8 Tadao Nakamura 9 Designing Ultra-large Instruction Issue Windows 14 Doug Burger 14 Multi-threaded Microprocessors – Evolution or Revolution 21 Chris Jesshope 21 The Development of System Software for Parallel Supercomputers 46 Victor Korneev 46 Asynchronous Bit-Serial Datapath 54 for Object-Oriented Reconfigurable Architecture PCA 54 Kiyoshi Oguri, Yuichiro Shibata, Akira Nagoya 54 Reconfigurable Logic: A A Saviour for Experimental Computer Architecture Research 69 John Morris 69 Design and Implementation of Java Processors 86 Amos R. Omondi 97 MOOSS: CPU Architecture with Memory Protection 97 and Support for OOP 97 Radim Ballner, Pavel Tvrdik 81 Reducing Access Count to Register-Files through Operand Reuse 112 Hiroshi Takamura, Koji Inoue, Vasily G. Moshnyaga 112 SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator 122 Kenji Kise, Hiroki Honda, Toshitsugu Y	How Can the Earth Simulator Impact on Human Activities Tetsuya Sato, Hitoshi Murai, Shigemune Kitawaki	1
Doug Burger Multi-threaded Microprocessors – Evolution or Revolution		8
Chris Jesshope The Development of System Software for Parallel Supercomputers		14
Victor Korneev Asynchronous Bit-Serial Datapath for Object-Oriented Reconfigurable Architecture PCA Kiyoshi Oguri, Yuichiro Shibata, Akira Nagoya Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research A Saviour for Experimental Computer Architecture Research 69 John Morris Design and Implementation of Java Processors MOOSS: CPU Architecture with Memory Protection and Support for OOP Reducing Access Count to Register-Files through Operand Reuse Hiroshi Takamura, Koji Inoue, Vasily G. Moshnyaga SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator Towards an Asynchronous MIPS Processor On Implementing High Level Concurrency in Java On Implementing High Level Concurrency in Java Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures		21
 for Object-Oriented Reconfigurable Architecture PCA		46
 A Saviour for Experimental Computer Architecture Research	for Object-Oriented Reconfigurable Architecture PCA	54
Amos R. Omondi MOOSS: CPU Architecture with Memory Protection and Support for OOP Radim Ballner, Pavel Tvrdík Reducing Access Count to Register-Files through Operand Reuse Hiroshi Takamura, Koji Inoue, Vasily G. Moshnyaga SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator Towards an Asynchronous MIPS Processor Yuanyi Zhang, Georgios Theodoropoulos On Implementing High Level Concurrency in Java Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures	A Saviour for Experimental Computer Architecture Research	69
 and Support for OOP	· ·	86
 Hiroshi Takamura, Koji Inoue, Vasily G. Moshnyaga SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator 122 Kenji Kise, Hiroki Honda, Toshitsugu Yuba Towards an Asynchronous MIPS Processor	and Support for OOP	97
Kenji Kise, Hiroki Honda, Toshitsugu Yuba Towards an Asynchronous MIPS Processor Qianyi Zhang, Georgios Theodoropoulos On Implementing High Level Concurrency in Java G. Stewart Itzstein, Mark Jasiunas Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures	· · · · · ·	12
Qianyi Zhang, Georgios Theodoropoulos On Implementing High Level Concurrency in Java G. Stewart Itzstein, Mark Jasiunas Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures 166		22
G. Stewart Itzstein, Mark Jasiunas Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures		37
for Complexity-Effective VLIW Architectures		51
	for Complexity-Effective VLIW Architectures 1	66

A Novel Architecture for Genomic Sequence Searching and Alignment 180 Paul Gardner-Stephen, Greg Knowles
A Reconfigurable Multi-threaded Architecture Model 193 Sebastian Wallner
Reconfigurable Instruction-Level Parallel Processor Architecture 208 Toshiyuki Ito, Kentaro Ono, Mayumi Ichikawa, Yuuichi Okuyama, Kenichi Kuroda
Mapping Applications to a Coarse Grain Reconfigurable System 221 Yuanqing Guo, Gerard J.M. Smit, Hajo Broersma, Michèl A.J. Rosien, Paul M. Heysters
Packing with Boundary Constraints for a Reconfigurable Operating System
Arithmetic Circuits Combining Residue and Signed-Digit Representations
A New On-the-fly Summation Algorithm
State Reordering for Low Power Combinational Logic
User-Level Management of Kernel Memory
Variable Radix Page Table: A Page Table for Modern Architectures 290 Cristan Szmajda, Gernot Heiser
L1 Cache and TLB Enhancements to the RAMpage Memory Hierarchy 305 Philip Machanick, Zunaid Patel
Legba: Fast Hardware Support for Fine-Grained Protection
Live-Cache: Exploiting Data Redundancy to Reduce Leakage Energy in a Cache Subsystem
Implementation of Fast Address-Space Switching and TLB Sharing on the StrongARM Processor
Performance of the Achilles Router

Latency Improvement in Virtual Multicasting
A Router Architecture to Achieve Link Rate Throughput in Suburban Ad-hoc Networks
Author Index