Skip to main content
SpringerLink
Log in
SpringerLink
Log in

Exploiting hierarchy in VLSI design

  • Conference paper
  • First Online:
VLSI Algorithms and Architectures (AWOC 1986)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 227))

Included in the following conference series:

Abstract

Recently design systems have been developed, that consider hierarchical circuit design not only as a means for more concise circuit specification but as a basis of more efficient design analysis and optimization. Hierarchical tools are most abundant in the area of artwork analysis, but they also occur in other areas such as compaction, layout, and simulation. In this paper we give an overview of approaches to hierarchical circuit processing. Hereby, we mention specific tools as well as algorithmic and conceptual work that may point to further hierarchical tool development.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

6. References

  1. Arnold, M.H./Ousterhout, J.K.: Lyra: A new approach to geometric design rule checking. Proc. 19th Design Automation Conference (1982), 530–536

    Google Scholar 

  2. Brayton, R.K./Brenner, N.L./Chen, C.L./DeMicheli, G./McMullen, C.T./Otten, R.H.J.M.: The YORKTOWN Silicon Compiler. Proc. of International Symposium on Circuits and Systems (ISCAS '85) (1985)

    Google Scholar 

  3. Breuer, M.A./Kumar, A.: A methodology for custom VLSI layout. IEEE trans. Circuits and Systems. CAS-30,6 (1983), 358–364

    Google Scholar 

  4. Bentley, J.L./Ottmann, T./Widmayer, P.: The complexity of manipulating hierarchically defined sets of rectangles. In: Advances in Computing Research (JAI Press Inc.) 1 (1983), 127–158

    Google Scholar 

  5. Bryant, R.E.: A switch-level model and simulator for MOS digital systems. IEEE Trans. Comput. C-33,2 (1984), 160–177

    Google Scholar 

  6. Rammig, F.J.: Mixed-level modelling and simulation of VLSI systems. Advances in CAD for VLSI, Vol. II (E. Hörbst, ed.), North-Holland (1986)

    Google Scholar 

  7. Chao, S./Huang, Y./Yan, L.M.: A hierarchical approach for layout versus circuit consistency check. Proc. 17th Design Automation Conference (1980), 269–276

    Google Scholar 

  8. Chen, M.C./Mead, C.A.: A hierarchical simulator based on formal semantics. Proc. 3rd Caltech VLSI Conference (R.E. Bryant, ed.) (1983), 207–224

    Google Scholar 

  9. Entenmann, G./Daniel, S.W.: A fully automatic hierarchical compactor. Proc. 22nd Design Automation Conference (1985), 69–75

    Google Scholar 

  10. Gabow, H.N./Galil, Z./Spencer, T./Tarjan, R.E.: Efficient algorithms for finding minimum spanning trees in undirected and directed graphs. Typescript (1985). To appear in COMBINATORIKA

    Google Scholar 

  11. Gupta, A./Hon, R.W.: HEXT: A hierarchical circuit extractor. Journal of VLSI and Computer Systems 1, 1 (1983), 23–39

    Google Scholar 

  12. Lengauer, T./Mehlhorn, K.: The HILL system: A design environment for the hierarchical specifcation, compaction, and simulation of integrated circuit layouts. Proc. MIT-Conference on Advanced Research in VLSI (P. Penfield Jr. ed.), Artech House Company (1984), 139–148

    Google Scholar 

  13. Flake, P.L./Moorby, P.R./Musgrave, G.: HILO Mark 2, Hardware description language. Proc. of 5th Conference on Computer Hardware Description Languages and Their Applications (M. Breuer, K. Hartenstein, eds.), North Holland (1981), 95–108

    Google Scholar 

  14. Hon, R.W.: The hierarchical analysis of VLSI designs. Ph.D. Thesis, Computer Science Dep., Carnegie-Mellon University, Pittsburgh, PA (1983)

    Google Scholar 

  15. Huang, M.A./Steiglitz, K.: A hierarchical compaction algorithm with low page fault complexity. Proc. of the MIT-Conference on Advanced Research in VLSI (P. Penfield Jr., ed.) (1984), 203–212

    Google Scholar 

  16. Johnson, S.C.: Hierarchical design validation based on rectangles. Proc. MIT Conference on Advanced Research in VLSI (P. Penfield Jr., ed.) (1982), 97–100

    Google Scholar 

  17. Katz, R.H./Chang, E./Bhateja, R.: Version modeling concepts for computer-aided design databases. Report No. UCB/CSD86/270, University of California, Berkeley, CA (1985)

    Google Scholar 

  18. Kingsley, C.: A hierarchical error-tolerant compactor. Proc. 21st Design Automation Conference (1984), 126–132

    Google Scholar 

  19. Keller, K.H./Newton, A.R./Ellis, S.: A symbolic design system for integrated circuits. Proc. 19th Design Automation Conference (1982), 460–466

    Google Scholar 

  20. Lengauer, T.: The complexity of compacting hierarchically specified layouts of integrated circuits. Proc. of 23rd IEEE-FOCS (1982), 358–368

    Google Scholar 

  21. Lengauer, T.: Hierarchical graph algorithms. TR-SFB 124, No. 15, FB 10, Universität des Saarlandes, Saarbrücken, West-Germany (1984)

    Google Scholar 

  22. Lengauer, T.: Efficient solution of biconnectivity problems on hierarchically defined graphs. Proc. of the WG '85 (H. Noltemeier, ed.), Trauner Verlag (1985), 201–216

    Google Scholar 

  23. Lengauer, T.: Efficient algorithms for finding minimum spanning forests of hierarchically defined graphs. Proc. of STACS 86, Springer Lecture Notes in Computer Science No. 216 (1986), 153–170

    Google Scholar 

  24. Lengauer, T.: Hierarchical planarity testing algorithms. Proc. of ICALP 86, Springer Lecture Notes in Computer Science (1986)

    Google Scholar 

  25. Mead, C./Conway, L.: Introduction of VLSI systems. Addison-Wesley (1980)

    Google Scholar 

  26. Newell, M.E./Fitzpatrick, D.T.: Exploitation of hierarchy in analyses of integrated circuit artwork. IEEE Trans. on CAD-ICAS, Vol. CAD-1,4 (1982), 192–200

    Google Scholar 

  27. Rowson, J.A.: Understanding hierarchical design. Ph.D. Thesis, Computer Science Dep., California Institute of Technology, Pasadena, CA (1980)

    Google Scholar 

  28. Savitch, W.J.: Relationship between non-deterministic and deterministic tape complexities. JCSS 4,2 (1970), 177–192

    Google Scholar 

  29. Scheffer, L.K.: The use of strict hierarchy for verification of integrated circuits. Ph.D. Thesis, Stanford University, Stanford, CA (1984)

    Google Scholar 

  30. Shand, M.A.: Hierarchical VLSI artwork analysis. Proc. of VLSI 85 (1985), 415–424

    Google Scholar 

  31. Scheffer, L.K./Soetarman, R.: Hierarchical analysis of IC artwork with user-defined rules. IEEE Design & Test (Feb. 1986), 66–74

    Google Scholar 

  32. Jerraya, A./Rosier, E./Rougeaux, F.R./Courtois, B.: A hierarchical symbolic design layout tool: STYX. Proc. of VLSI 85 (1985), 329–337

    Google Scholar 

  33. Tarolli, G.M./Herman, W.J.: Hierarchical circuit extraction with detailed parasitic capacitance. Proc. 20th Design Automation Conference (1983), 337–345

    Google Scholar 

  34. Tygar, J.D./Ellikson, R.: Efficient netlist comparison using hierarchy and randomization. Proc. 22nd Design Automation Conference (1985), 702–708

    Google Scholar 

  35. Taylor, G.S./Ousterhout, J.K.: Magic's incremental design rule checker. Proc. 21st Design Automation Conference (1984), 160–165

    Google Scholar 

  36. Ullmann, J.D.: Computational aspects of VLSI. Computer Science Press (1984)

    Google Scholar 

  37. Rosenberg, J.: A vertically integrated VLSI design environment. Proc. 20th Design Automation Conference (1983), 31–35

    Google Scholar 

  38. van Vlierberghe, S./Rijmenants, J./Heyns, W.: Symbolic hierarchical artwork generation system. Proc. 22nd Design Automation Conference (1985), 789–793

    Google Scholar 

  39. Wagner, T.J.: Hierarchical layout verification. Proc. 21st Design Automation Conference (1984), 484–489

    Google Scholar 

  40. Whitney, T.: A hierarchical design rule checking algorithm. Lambda (first quarter 1981)

    Google Scholar 

  41. Whitney, T.E.: Hierarchical composition of VLSI circuits. Ph.D. Thesis, Computer Science Dep., California Institute of Technology, Pasadena, CA (1985)

    Google Scholar 

  42. Wong, Y.: Hierarchical circuit verification. Proc. 22nd Design Aut. Conference (1985), 695–701

    Google Scholar 

  43. Zimmermann, G.: Top-down design of digital systems. Advances in CAD for VLSI, Vol. II (E. Hörbst, ed.), North Holland (1986)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Fachbereich 17, Universität-GH Paderborn, 4790, Paderborn, West-Germany

    T. Lengauer

Authors
  1. T. Lengauer
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Filia Makedon Kurt Mehlhorn T. Papatheodorou P. Spirakis

Rights and permissions

Reprints and permissions

Copyright information

© 1986 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lengauer, T. (1986). Exploiting hierarchy in VLSI design. In: Makedon, F., Mehlhorn, K., Papatheodorou, T., Spirakis, P. (eds) VLSI Algorithms and Architectures. AWOC 1986. Lecture Notes in Computer Science, vol 227. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-16766-8_16

Download citation

  • DOI: https://doi.org/10.1007/3-540-16766-8_16

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-16766-2

  • Online ISBN: 978-3-540-38746-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation