Lecture Notes in Computer Science

Edited by G. Goos and J. Hartmanis

297

E.N. Houstis T.S. Papatheodorou C.D. Polychronopoulos (Eds.)

Supercomputing

1st International Conference Athens, Greece, June 8–12, 1987 Proceedings



Springer-Verlag

Berlin Heidelberg New York London Paris Tokyo

Editorial Board

D. Barstow W. Brauer P. Brinch Hansen D. Gries D. Luckham C. Moler A. Pnueli G. Seegmüller J. Stoer N. Wirth

Editors

Elias N. Houstis Department of Computer Science, Purdue University West Lafayette, IN 47907, USA

Theodore S. Papatheodorou Computer Technology Institute P.O. Box 1122, 26110 Patras, Greece

Constantine D. Polychronopoulos 305 Talbot Laboratory Center for Supercomputing Research and Development University of Illinois at Urbana-Champaign 104 South Wright Street, Urbana, IL 61801, USA

CR Subject Classification (1987): C.1.2–3, C.4, C.5.1, D.1.2–3, D.2.6, D.3.4, F.1.2, F.2.1, G.4, J.2

ISBN 3-540-18991-2 Springer-Verlag Berlin Heidelberg New York ISBN 0-387-18991-2 Springer-VaNew 05ork Berlin Heidelberg

Library of Congress Cataloging-in-Publication Data. Supercomputing: 1st International Conference, Athens, Greece, June 8–12, 1987: proceedings. (Lecture notes in computer science; 297) "The conference was organized and sponsored by the Computer Technology Institute (C.T.I.) of Greece"-Pref. Includes bibliographies. 1. Supercomputers-Congresses. I. Houstis, E.N. (Elias N.) II. Papatheodorou, T.S. (Theodore S.) III. Polychronopoulos, C.D. (Constantine D.) IV. International Conference on Supercomputing (1st: 1987: Athens, Greece) V. Computer Technology Institute (Patrai, Greece) VI. Series. QA76.5.58979 1988 004.1'1 88-4374 ISBN 0-387-18991-2 (U.S.)

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in other ways, and storage in data banks. Duplication of this publication or parts thereof is only permitted under the provisions of the German Copyright Law of September 9, 1965, in its version of June 24, 1985, and a copyright fee must always be paid. Violations fall under the prosecution act of the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1988 Printed in Germany

Printing and binding: Druckhaus Beltz, Hemsbach/Bergstr. 2145/3140-543210

PREFACE

We were very honored to host the 1st International Conference on Supercomputing in Athens, Greece, which took place June 8-12, 1987, at the Ledra Marriott Hotel. The conference was organized and sponsored by the Computer Technology Institute (C.T.I.) of Greece, with funding provided by the Ministry of Industry, Energy, and Technology, and the Ministry of Culture and Sciences of Greece. Support was also received from the SIGARCH of the ACM. Cooperating organizations included the Center for Supercomputing Research and Development of the University of Illinois, EATCS, IFIP WG 2.5 on Mathematical Software, the Purdue Center for Vector and Parallel Processing, and the SIAM SG on Supercomputing. The purpose of this conference was to bring together researchers from universities, industrial laboratories, and other research institutions with common interests in architectures and hardware technology, software, and applications for supercomputers.

The conference attracted more than 150 participants from around the world. Authors from 12 countries submitted 107 papers, from which 52 were accepted and presented at the conference. In addition, 15 distinguished researchers presented invited papers. The papers from these presentations make up the current proceedings volume. Based on the quality of the papers presented and the response and excitement of the participants, the Program Committee has decided to hold annual meetings on the subject of supercomputing which will be sponsored by ACM SIGARCH.

The organization of this conference was the result of tireless efforts by various individuals. Notable among them are the members of the Program Committee and the Local Arrangement Committee. Exceptionally helpful were Mr. C. Manolopoulos, Mrs. A. Cotronis, Mrs. R. Efstathiadou, Mrs. H. Gourdoupis and Mrs. M. Halakatevakis of the Local Arrangements Committee. The secretarial support of Connie Heer from Purdue University and administrative support of G. Stathakis and G. Voulgaris from C.T.I. is also very much appreciated. Finally we wish to thank the General Secretariat of Research and Technology, the ACM SIGARCH, and Olympic Airways, for their support.

> Elias N. Houstis Theodore S. Papatheodorou Constantine D. Polychronopoulos

1987 INTERNATIONAL CONFERENCE ON SUPERCOMPUTING

CHAIRMAN

David J. Kuck, University of Illinois CO-CHAIRMAN Theodore S. Papatheodorou, University of Patras

PROGRAM COMMITTEE

Jack Dongarra, Argonne Laboratory Iain Duff, HARWELL Elias N. Houstis, Purdue University Jacque Lenfant, University of Rennes Demetrios Maritsas, University of Patras George Paul, IBM Constantine D. Polychronopoulos, University of Illinois John R. Rice, Purdue University Paul Spirakis, University of Patras

INVITED SPEAKERS

Tilak Agerwala, IBM Steve Chen, Cray Research Jack Dongarra, Argonne Labs Geoffrey Fox, Caltech Creg Mundie, Alliant Computers David Kuck, University of Illinois Yoichi Muraoka, Waseda University Ulrich Trottenberg, SUPRENUM Arvind, MIT Doug DeGroot, Texas Instr. Iain Duff, HARWELL Dennis Gannon, Indiana University Ken Kennedy, Rice University Jacque Lenfant, University of Rennes John Rice, Purdue University

TABLE OF CONTENTS

SESSION 1: PARALLEL PROCESSING I

A Supercomputing Performance Evaluation Plan D. J. Kuck and A. H. Sameh	1
A Perspective on Parallel Processing T. Agerwala and S. L. Harvey	18
SESSION 2: PARALLEL ARCHITECTURES	
Parallel Multigrid Methods: Implementation on SUPRENUM-like Architectures and Applications K. Solchenbach, CA. Thole and U. Trottenberg	28
Using Memory in the Cedar System R. E. McGrath and P. A. Emrath	43
Another Combining Scheme to Reduce Hot Spot Contention in Large Scale Shared Memory Parallel Computers <i>G. Lee</i>	68
Applications Environment for the IBM Research Parallel Processor Prototype (RP3) F. Darema	80
High Speed Interconnection Using the Clos Network W. A. Payne III, F. Makedon and W.R. Daasch	96
Multipath Hierarchies in Interconnection Networks P. A. Franaszek and C. J. Georgiou	112
Performance Analysis of Multi-Buffered Packet-Switching Networks in Multiprocessor Systems H. Yoon, K. Y. Lee and M. T. Liu	124
SESSION 3: SOFTWARE ENVIRONMENTS FOR PARALLEL MACHINES	
Analysis of Interprocedural Side Effects in a Parallel Programming Environment D. Callahan and K. Kennedy	138

Design and Rationale for MUPPET: A Programming Environment for Message Based Multiprocessors	
H. Muhlenbein, O. Kramer, F. Limburger, M. Mevenkamp and S. Streitz	172
An Overview of the PTRAN Analysis System for Multiprocessing F. Allen, M. Burke, P. Charles, R. Cytron and J. Ferrante	194
Tools for Performance Evaluation of Parallel Machines A. P. W. Bohm and J. R. Gurd	212
SESSION 4A: COMPILERS AND RESTRUCTURING TECHNIQUES I	
Strategies for Cache and Local Memory Management by Global Program Transformation	
D. Gannon, W. Jalby and K. Gallivan	229
Advanced Loop Optimizations for Parallel Computers C. D. Polychronopoulos	255
MIMD – Parallelization for SUPRENUM M. Gerndt and H. P. Zima	278
Loop Quantization or Unwinding Done Right A. Nicolau	294
Vector Optimization vs. Vectorization M. Wolfe	309
The Performance of Software-managed Multiprocessor Caches on Parallel Numerical Programs H. Cheong and A. V. Veidenbaum	316
SESSION 4B: COMPILERS AND RESTRUCTURING TECHNIQUES II	
Realization of a Knowledge-Based Parallelization Tool in a Programming Environment Th. Brandes and M. Sommer	338
Incremental Performance Contributions of Hardware Concurrency	
Extraction Techniques A. K. Uht	355
Access Patterns: A Useful Concept in Vector Programming Y. Jegou	377

Scheduling Sequential Loops on Parallel Processors A. A. Munshi and B. Simons	392
Management of PDE Software for Supercomputing J. Fr. Hake and W. Homberg	416
Implementing Codes on a SIMD/SPMD Architecture: Application to a Subset of EISPACK B. Philippe and M. Raphalen	428
SESSION 5: PARALLEL PROCESSING II	
Supercomputing About Physical Objects J. R. Rice	443
The LINPACK Benchmark: An Explanation J. J. Dongarra	456
SESSION 6A: PROBLEM MAPPING AND SCHEDULING	
Cluster-Partitioning Approaches to Mapping Parallel Programs onto a Hypercube P. Sadayappan and F. Ercal	475
A Parallel Graph Partitioning Algorithm for a Message– Passing Multiprocessor J. R. Gilbert and E. Zmijewski	498
The Mapping of Applications to Multiple Bus and Banyan Interconnected Multiprocessor Systems: A Case Study C. E. Houstis and M. Aboelaze	514
Communication and Control Costs of Domain Decomposition on Loosely Coupled Multiprocessors L. Brochard	544
Half-Dynamic Scheduling with Data-flow Control H. Sunahara and M. Tokoro	552
SESSION 6B: PARALLEL NUMERIC METHODS	
A Parallel Block Cyclic Reduction Algorithm for the Fast Solution of Elliptic Equations E. Gallopoulos and Y. Saad	563

Parallel LU-Factorization Algorithms for Dense Matrices T. C. Oppe and D. R. Kincaid	576
A Group Explicit Solution Scheme for Non-Linear Parabolic PDEs on MIMD Parallel Systems M. P. Bekakos and D. J. Evans	595
Gaussian Elimination on Message Passing Architecture M. Cosnard, B. Tourancheau and G. Villard	611
Basic Linear Algebra Computations on the Sperry ISP J. J. Du Croz and J. Wasniewski	629
SESSION 7: PARALLEL PROCESSING III	
Future Scientific Programming on Parallel Machines Arvind and K. Ekanadham	639
SESSION 8: VLSI, DATAFLOW AND ARRAY PROCESSORS	
Design and Scheduling of Mesh Array of Hardware Unifiers for Large–Scale Unification Y. Shih and K. B. Irani	687
A Systolic Array Structure for Matrix Multiplication in the Residue Number System C. A. Papachristou and S. Hwang	716
VLSI Arrays with Reconfigurable Buses D. Reisis and V. K. P. Kumar	732
A Wavefront Array Processor Using Dataflow Processing Elements J. A. Vlontzos and S. Y. Kung	744
SESSION 9A: ALGORITHMS, ARCHITECTURES AND PERFORMANCE I	
Finite Element Methods on Parallel and Vector Computers: Application in Fluid Dynamics	
J. Erhel	768
LU Factorization with Maximum Performances on FPS Architectures 38/64 BIT	
A. Corana, C. Martini, S. Rídella and C. Rolando	782

MSC/NASTRAN on AMDAHL Vector Processors; Adaptation and Performance	
C. Y. Chen	789
Parallel Systolic LU Factorization for Simplex Updates K. Margaritis and D. J. Evans	806
Solving Elliptic Problems by the Domain Decomposition Method Using Preconditioning Matrices Derived by Multilevel Splitting of the Finite Element Matrix R. D. Lazarov, P. S. Vassilevski, and S. D. Margenov	826
SESSION 9B: ALGORITHMS, ARCHITECTURES AND PERFORMANCE II	
Major Research Activities in Parallel Processing in Japan Y. Muraoka and T. Marushima	836
A High Resolution Parallel Legendre Transform Algorithm D. F. Snelling	854
Parallelization of a Reservoir Simulator T. Karstad, A. Henriquez, and K. Korsell	863
A Computer Graphics Rendering Algorithm for Use on a SIMD Machine S. Whitman and S. Dyer	873
Benchmark of the Extended Basic Linear Algebra Subprograms on the NEC SX-2 Supercomputer	
R. M. Dubash, J. L. Fredin and O. G. Johnson	894
Least-Squares Iterative Solution on a Fixed-Size VLSI Architecture E. P. Papadopoulou and T. S. Papatheodorou	914
Parallel Matrix Factorizations on a Shared Memory MIMD Computer N. M. Missirlis and F. Tjaferis	926
SESSION 10: ALGORITHMS, ARCHITECTURES AND PERFORMANCE III	
Fast Parallel Algorithms for Processing of Joins D. Shasha and P. Spirakis	939
Performance Analysis for a Join Processor Gs. Liu and Hh. Chen	954

Parallel Algorithms for Parenthesis Matching and Generation of Random Balanced Sequences of Parentheses D. Sarkar and N. Deo	970
Superlinear Speedup for Parallel Backtracking E. Speckenmeyer, B. Monien and O. Vornberger	985
On the Processing Time of a Parallel Linear System Solver A. Stafylopatis and A. Drigas	994
A Risc-Type Structural Design of the Hermes Multiprocessor Kernel D. Fotakis and N. Bourbakis	1011
SESSION 11: PARALLEL PROCESSING IV	
Supercomputing in Europe – 1987 I. S. Duff	1031
 Domain Decomposition in Distributed and Shared Memory Environments. I: A Uniform Decomposition and Performance Analysis for the NCUBE and JPL Mark IIIfp Hypercubes G. C. Fox 	1 042
A Technique for Compiling Execution Graph Expressions for	
Restricted And-Parallelism in Logic Programs	
D. DeGroot	1074