Abstract
The demand for higher computing power and thus more onchip computing resources is ever increasing. The size of on-chip cache memory has also been consistently increasing. To efficiently utilize silicon real-estate on the chip, a part of L1 data cache is designed as a Reconfigurable Functional Cache (RFC), that can be configured to perform a selective core function in the media application whenever higher computing capability is required. The idea of Adaptive Balanced Computing architecture was developed, where the RFC module is used as a coprocessor controlled by main processor. Initial results have proved that ABC architecture provides speedups ranging from 1.04x to 5.0x for various media applications. In this paper, we address the impact of RFC on cache access time and energy dissipation. We show that reduced number of cache accesses and lesser utilization of other on-chip resources will result in energy savings of up to 60% for MPEG decoding, and in the range of 10% to 20% for various other multimedia applications.
The research reported in this paper is partially funded by the grants Carver’s Trust and Nicholas Professorship from Iowa State University, and grant No. CCR9900601 from NSF.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. DeHon, “The Density Advantage of Configurable Computing”, IEEE Computer, Volume: 33, Issue: 4, April 2000, pp. 41–49 124
H. Kim, A.K. Somani, and A. Tyagi, “A Reconfigurable Multifunction Computing Cache Architecture”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, Issue:4, August 2001, pp. 509–523. 125, 126
Huesung Kim, “Towards Adaptive Balanced Computing (ABC) Using Reconfigurable Functional Caches (RFCs)”, Ph. D. Dissertation, Dept. of Electrical and Computer Engineering, Iowa State University, July 2001. Available at: http://ecpe.ee.iastate.edu/dcnl/dissertation/HuesungKim.pdf 125, 126, 127, 129, 130
Tomohisa Wada, Suresh Rajan, and Steven A. Przybylski, “An Analytical Access Time Model for On-Chip Cache Memories”, IEEE Journal of Solid-State Circuits, Vol. 27, No. 8, August 1992, pp. 1147–1156. 126
S.E. Wilton and N.P. Jouppi, “An Enhanced Access and Cycle Time Model for On-chip Caches”, DEC WRL Research 93/5, July 1994. 126, 128
P. Shivakumar and N.P. Jouppi, “CACTI3.0: An Integrated Cache Timing, Power, and Area Power Model”, DEC WRL Research 2001/2, August 2001. 126, 128
Chunho Lee, M. Potkonjak and W. H. Mangione-Smith, “MediaBench: a tool for evaluating and synthesizing multimedia and communications systems”, Proc. Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, 1997, pp. 330–335. 127
Doug Burger and Todd M. Austin, “The SimpleScalar Tool Set, Version 2.0”, Computer Sciences Department Technical report # 1342, University of Wisconsin-Madison, June 1997. 129
D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: AF ramework for Architectural-Level Power Analysis and Optimizations”, Proc. 27th International Symposium on Computer Architecture, 2000, pp. 83–94. 131
R. Joseph and M. Martonosi, “Run-Time Power Estimation in High Performance Microprocessors”, Proc. International Symposium on Low Power Electronics and Design, 2001, pp. 135–140. 131
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sangireddy, R., Kim, H., Somani, A.K. (2002). Low-Power High-Performance Adaptive Computing Architectures for Multimedia Processing. In: Sahni, S., Prasanna, V.K., Shukla, U. (eds) High Performance Computing — HiPC 2002. HiPC 2002. Lecture Notes in Computer Science, vol 2552. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36265-7_12
Download citation
DOI: https://doi.org/10.1007/3-540-36265-7_12
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00303-8
Online ISBN: 978-3-540-36265-4
eBook Packages: Springer Book Archive