Abstract
In this paper, we propose AND/XOR-basedd ecomposition methods to implement parity prediction circuits efficiently in field programmable gate arrays (FPGAs). Due to the fixed size of the programmable blocks in an FPGA, decomposing a circuit into sub-circuits with appropriate number of inputs can achieve excellent implementation efficiency. The typical EDA tools deal mainly with AND/OR expressions and the refore are quite inefficient for the parity prediction functions since parity prediction function is inherently based on AND/XOR in nature. The Davio expansion theorem is appliedhe re to the technology mapping method for FPGA. We design three different approaches: (1) Direct Approach, (2) AND/XOR Direct, and (3 ) Proposed Davio Approach and conduct experiments using MCNC benchmark circuits to demonstrate the effectiveness of ProposedDa vio Approach. We formulate the parity prediction circuits for the benchmark circuits. The Proposed Davio Approach is superior to the typical methods for parity prediction circuits in terms of the number of CLBs. The proposedD avio expansion approach, which is basedon AND/XOR expressions, is superior to the other common techniques in achieving realization efficiency. The proposedD avio approach only needs 21 CLBs for eight benchmark circuits. It takes only on average 2.75 CLBs or 20 % of the original area.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
R. Cuddapah and M. Corba, Reconfigurable Logic for Fault Tolerance, Springer-Verlag, 1995. 630
F. Hanchek and S. Dutt, “Methodologies for Tolerating Logic and Interconnect Faults in FPGAs,” IEEE Trans. on Computers, Vol. 47, No. 1, pp. 15–33, Jan. 1998. 630
W.K. Huang, F. J. Meyer, X. Chen, and F. Lombardi, “Testing Configurable LUT-BasedFPGAs,” IEEE Trans. on VLSI Systems, Vol. 47, No. 6, pp. 276–283, June 1998. 630
M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, “Using Roving STARs for On-Line and Diagnosis of FPGAs in Fault-Tolerant Applications,” Proc. ITC, pp. 973–982, Oct. 1999. 631
Xilinx Inc., http://www.xilinx.com. 631
N.A. Touba, and E. J. McCluskey, “Logic Synthesis of Multilevel Circuits with Concurrent Error Detection,” IEEE Transactions on Computer-Aided Design, Vol. 16, No. 7, pp. 783–789, Jul. 1997. 631, 632
C. Bolchini, F. Salice and D. Sciuto, “A Novel methodology for Designing TSC Networks basedon the Parity Bit Code,” Proc. European Design and Test Conf., pp. 440–444, March 1997. 631, 632
J.C. Lo, M. Kitakami and E. Fujiwara, “Reliable Logic Circuits using Byte Error Control Codes,” Proc. Int’l Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 286–294, October 1996. 632
T. Sasao, “Logic Synthesis and Optimization,” Kluwer Academic Publishers, 1998 633
T. Sasao and P. Besslich, “On the complexity of MOD-2 Sum PLAs,” IEEE Transactions on Computers, Vol. 32, No. 2, pp. 262–266, Feb. 1990. 633
S. Even, I. Kohavi and A. Paz, “On minimal modulo-2 sums of products for switching functions,” IEEE Transactions on Electronic Computers, EC-16:671–674, Oct. 1967. 633, 636
Xinlinx Inc., Xilinx Data Book: XC4000E andX C4000X Series, May 1999. 634, 636
J. Cong and Y. Ding, “Combinational Logic Synthesis for LUT Based FieldProgrammable Gate Arrays,” ACM Transactions on Design Automation of Electronic Systems, Vol. 1, No. 2, pp. 145–204, April 1996. 634
J. Cong and Y.-Y. Hwang, “Boolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation,” Proc. ACM 6th Int’l Symposium on FPGA, pp. 27–34, Feb. 1998. 636
M. Helliwell, and M. Perkowski, “A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms,” Proc. ACM/IEEE Design Automation Conf., pp. 427–432, 1988. 636
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ko, SB., Lo, JC. (2002). Efficient Decomposition Techniques for FPGAs. In: Sahni, S., Prasanna, V.K., Shukla, U. (eds) High Performance Computing — HiPC 2002. HiPC 2002. Lecture Notes in Computer Science, vol 2552. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36265-7_59
Download citation
DOI: https://doi.org/10.1007/3-540-36265-7_59
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00303-8
Online ISBN: 978-3-540-36265-4
eBook Packages: Springer Book Archive