

Springer

Berlin

Heidelberg

New York

Barcelona

Hong Kong

London

Milan

Paris

Tokyo

B. Falsafi T. N. Vijaykumar (Eds.)

Power-Aware Computer Systems

Second International Workshop, PACS 2002
Cambridge, MA, USA, February 2, 2002
Revised Papers



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany
Juris Hartmanis, Cornell University, NY, USA
Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Babak Falsafi
Carnegie Mellon University
Electrical and Computer Engineering, Computer Science
Hamerslag Hall A305, 5000 Frobes Ave., Pittsburgh, PA 15213, USA
E-mail: babak@cmu.edu

T. N. Vijaykumar
Purdue University
School of Electrical and Computer Engineering
1285 Electrical Engineering Building, West Lafayette, Indiana 47907-1285, USA
E-mail: vijay@ecn.purdue.edu

Cataloging-in-Publication Data applied for

A catalog record for this book is available from the Library of Congress.

Bibliographic information published by Die Deutsche Bibliothek
Die Deutsche Bibliothek lists this publication in the Deutsche Nationalbibliografie;
detailed bibliographic data is available in the Internet at <<http://dnb.ddb.de>>.

CR Subject Classification (1998): B.7, B.8, C.1, C.2, C.3, C.4, D.4

ISSN 0302-9743

ISBN 3-540-01028-9 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York
a member of BertelsmannSpringer Science+Business Media GmbH

<http://www.springer.de>

© Springer-Verlag Berlin Heidelberg 2003
Printed in Germany

Typesetting: Camera-ready by author, data conversion by DA-TeX Gerd Blumenstein
Printed on acid-free paper SPIN: 10846717 06/3142 5 4 3 2 1 0

Preface

Welcome to the proceedings of the Power-Aware Computer Systems (PACS 2002) workshop held in conjunction with the 8th International Symposium on High Performance Computer Architecture (HPCA-8). Improvements in computer system performance have been accompanied by an alarming increase in power and energy dissipation, leading to higher cost and lower reliability in all computer systems market segments. The higher power/energy dissipation has also significantly reduced battery life in portable systems. While circuit-level techniques continue to reduce power and energy, all levels of computer systems are being used to address power and energy issues. PACS 2002 was the second workshop in its series to address power-/energy-awareness at all levels of computer systems and brought together experts from academia and industry.

These proceedings include research papers spanning a wide spectrum of areas in power-aware systems. We have grouped the papers into the following categories: (1) power-aware architecture and microarchitecture, (2) power-aware real-time systems, (3) power modeling and monitoring, and (4) power-aware operating systems and compilers.

The first group of papers propose power-aware techniques for the processor pipeline using adaptive resizing of power-hungry microarchitectural structures and clock gating, and power-aware cache design by avoiding tag checks in periods when the tags have not changed. This group also includes ideas to adapt energy and performance dynamically by detecting regions of application at run-time where the supply voltage may be scaled to reduce power with a bounded decrease in performance. Lastly, a paper on multiprocessor designs trades off computing capacity and functionality for improved energy per cycle by scheduling simple tasks on low-end and low-energy processors and complex tasks on high-end processors.

The second group of papers target real-time systems including ideas on a low-complexity heuristic which schedules real-time tasks such that no task misses its deadline and the total energy savings are maximized. The other papers in this group (1) tune the system-level parallelism to the current-level of power/energy availability and optimize the system power utilization, and (2) perform adaptive texture mapping in real-time 3D graphics systems based on a model of human visual perception to achieve significant power savings without noticeable image quality degradation.

The third group of papers focus on power modeling and monitoring including statistical profiling to detect software hotspots of power, and using Petri Nets to model DRAM power policies. This group also includes a simulator for evaluating the performance and power of dynamic voltage scaling algorithms.

The last group concentrates on OS and compilers for low power. The first paper proposes application-issued directives to set the power modes in devices such as a disk drive. The second paper proposes policies for cluster-wide power

management. The policies employ combinations of dynamic voltage scaling and turning on and off to reduce overall cluster power.

PACS 2002 was a highly successful forum due to the high-quality submissions, the enormous efforts of the program committee and the keynote speaker, and the attendees. We would like to thank Ronny Ronen for an excellent keynote speech, showing the technological scaling trends and their impact on energy/power consumption in general-purpose microprocessors, and pinpointing recent microarchitectural strategies to achieve more power-efficient microprocessors. We would like to also thank Antonio Gonzalez, Andreas Moshovos, John Kalamatianos, and other members of the HPCA-8 organizing committee who helped arrange for local accomodation and publicize the workshop.

February 2002

Babak Falsafi and T.N. Vijaykumar

PACS 2002 Program Committee

Babak Falsafi, *Carnegie Mellon University (co-chair)*
T.N. Vijaykumar, *Purdue University (co-chair)*

Dave Albonesi, *University of Rochester*
Krstje Asanovic, *Massachusetts Institute of Technology*
Iris Bahar, *Brown University*
Luca Benini, *University of Bologna*
Doug Carmean, *Intel*
Yuen Chan, *IBM*
Keith Farkas, *Compaq WRL*
Mary Jane Irwin, *Pennsylvania State University*
Stefanos Kaxiras, *Agere Systems*
Peter Kogge, *University of Notre Dame*
Uli Kremer, *Rutgers University*
Alvin Lebeck, *Duke University*
Andreas Moshovos, *University of Toronto*
Raj Rajkumar, *Carnegie Mellon University*
Kaushik Roy, *Purdue University*

Table of Contents

Power-Aware Architecture/Microarchitecture

Early-Stage Definition of LPX: A Low Power Issue-Execute Processor	1
<i>P. Bose, D. Brooks, A. Buyuktosunoglu, P. Cook, K. Das, P. Emma, M. Gschwind, H. Jacobson, T. Karkhanis, P. Kudva, S. Schuster, J. Smith, V. Srinivasan, V. Zyuban, D. Albonesi, and S. Dwarkadas</i>	
Dynamic Tag-Check Omission: A Low Power Instruction Cache Architecture Exploiting Execution Footprints	18
<i>Koji Inoue, Vasily Moshnyaga, and Kazuaki Murakami</i>	
A Hardware Architecture for Dynamic Performance and Energy Adaptation	33
<i>Phillip Stanley-Marbell, Michael S. Hsiao, and Ulrich Kremer</i>	
Multi-processor Computer System Having Low Power Consumption	53
<i>C. Michael Olsen and L. Alex Morrow</i>	

Power-Aware Real-Time Systems

An Integrated Heuristic Approach to Power-Aware Real-Time Scheduling	68
<i>Pedro Mejia, Eugene Levner, and Daniel Mossé</i>	
Power-Aware Task Motion for Enhancing Dynamic Range of Embedded Systems with Renewable Energy Sources	84
<i>Jinfeng Liu, Pai H. Chou, and Nader Bagherzadeh</i>	
A Low-Power Content-Adaptive Texture Mapping Architecture for Real-Time 3D Graphics	99
<i>Jeongseon Euh, Jeevan Chittamuru, and Wayne Burlison</i>	

Power Modeling and Monitoring

Energy-Driven Statistical Sampling: Detecting Software Hotspots	110
<i>Fay Chang, Keith I. Farkas, and Parthasarathy Ranganathan</i>	
Modeling of DRAM Power Control Policies Using Deterministic and Stochastic Petri Nets	130
<i>Xiaobo Fan, Carla S. Ellis, and Alvin R. Lebeck</i>	
SimDVS: An Integrated Simulation Environment for Performance Evaluation of Dynamic Voltage Scaling Algorithms	141
<i>Dongkun Shin, Woonseok Kim, Jaekwon Jeon, Jihong Kim, and Sang Lyul Min</i>	

Power-Aware OS and Compilers

Application-Supported Device Management for Energy and Performance	157
<i>Taliver Heath, Eduardo Pinheiro, and Ricardo Bianchini</i>	
Energy-Efficient Server Clusters	179
<i>E.N. (Mootaz) Elnozahy, Michael Kistler, and Ramakrishnan Rajamony</i>	
Single Region vs. Multiple Regions: A Comparison of Different Compiler-Directed Dynamic Voltage Scheduling Approaches	197
<i>Chung-Hsing Hsu and Ulrich Kremer</i>	
Author Index	213