Abstract
This paper describes the tight integration of design space exploration with spatial and temporal partitioning algorithms in the sparcs design automation system for rcs. In particular, this paper describes a novel technique to perform efficient design space exploration of parallel-process behaviors using the knowledge of spatial partitioning. The exploration technique satisfies the design latency constraints imposed by temporal partitioning and the device area constraints of the rc. Results clearly demonstrate the effectiveness of the partitioning knowledgeable exploration technique in guiding spatial partitioning to quickly converge to a constraint satisfying solution. Results of design automation through sparcs and testing designs on a commercial rc board are also presented.
This work is supported in part by the US Air Force, Wright Laboratory, WPAFB, under contract number F33615-97-C-1043.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri. “An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures”. In Proceedings of the 5th Reconfigurable Architectures Workshop (RAW), Lecture Notes in Computer Science 1388, pages 31–36, April 1998.
S. Govindarajan, I. Ouaiss, V. Srinivasan, M. Kaul and R. Vemuri. “An Effective Design System for Dynamically Reconfigurable Architectures”. In Proceedings of Sixth Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), pages 312–313, Napa, California, April 1998. IEEE Computer Society. ISBN 0-8186-8900-5.
I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri. “A Unified Specification Model of Concurrency and Coordination for Synthesis from VHDL”. In Proceedings of the 4th International Conference on Information Systems Analysis and Synthesis (ISAS), July 1998.
IEEE Standard 1076-1993. IEEE Standard VHDL Language Reference Manual.
D. D. Gajski, F. Vahid, et al. “Specification and Design of Embedded Systems”. In Prentice-Hall Inc., Upper Saddle River, NJ, 1994.
K. Kucukcakar, and A. Parker. “CHOP: A constraint-driven system-level partitioner”. In Proceedings of the Conference on Design Automation, pages 514–519, 1991.
R. K. Gupta and G. De Micheli. “Partitioning of funtional models of synchronous digital systems”. In Proceesings of the International Conference on Computer-Aided Design, pages 216–219, 1990.
A. A. Duncan, D. C. Hendry and P. Gray. “An Overview of the Cobra-ABS High-Level Synthesis System for Multi-FPGA Systems”. In Proceedings of FPGAs for Custom Computing Machines (FCCM), pages 106–115, Napa Valley, California, 1998.
Y. Chen, Y. Hsu, and C. King. “MULTIPAR: Behavioral partition for synthesizing multiprocessor architectures”. In IEEE Transactions on VLSI systems, volume 2, No. 1, pages 21–32, March 1994.
S. Govindarajan, V. Srinivasan, P. Lakshmikanthan and R. Vemuri. “ATechnique for Dynamic High-Level Exploration During Behavioral-Partitioning for Multi-Device Architectures”. In Proceedings of the 13th International Conference on VLSI Design (VLSI 2000), 2000. Received the best paper award.
D. D. Gajski, N. D. Dutt, A. C. Wu and S. Y. Lin. “High-Level Synthesis: Introduction to Chip and System Design”. Kluwer Academic Publishers, 1992.
J. Roy, N. Kumar, R. Dutta and R. Vemuri. “DSS: A Distributed High-Level Synthesis System”. In IEEE Design and Test of Computers, June 1992.
S. Govindarajan and R. Vemuri. “An Efficient Clustering-Based Heuristic for Time-Constrained Static-List Scheduling. In Proceedings of the IEEE Design, Automation and Test in Europe, DATE Conference, 2000.
M. Kaul and R. Vemuri. “Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs”. In Design, Automation and Test in Europe, DATE, pages 202–209. IEEE Computer Society Press, 1999.
Vinoo Srinivasan. “Partitioning in Reconfigurable Computing Environments”. PhD thesis, University of Cincinnati, ECECS Department, 1999.
L. B. Jackson. “Digital Filters and Signal Processing”. Kluwer Academic Publishers, second edition, 1989.
Wildforce multi-FPGA board by Annapolis Micro Systems, Inc.. “http://www.annapmicro.com”.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Govindarajan, S., Vemuri, R. (2000). Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_2
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_2
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive