Abstract
Much has been written about the design and performance advantages of partial Run-Time Reconfiguration (RTR) over the last decade. While the results have been promising, commercial support for partial RTR has lagged. Until the introduction of the Xilinx Virtex(tm) family of devices, no mainstream, commercial FPGA has provided support for this capability. In this paper we describe JRTR, a software package which provides direct support for partial run-time reconfiguration. Using a cache-based model, this implementation provides fast, simple support for partial run-time reconfiguration. While the current implementation is on the Xilinx Virtex family of devices using the JBits tool suite, this approach may be applied to any SRAM-based FPGA that provides basic support for RTR.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Patrick Lysaght and John Dunlop. Dynamic reconfiguration of FPGAs. In Will Moore and Wayne Luk, editors, More FPGAs, pages 82–94. Abingdon EE&CS Books, Abingdon, England, 1993.
Herman Schmit. Incremental reconfiguration for pipelined applications. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 47–55, Los Alamitos, CA, April 1997. IEEE Computer Society Press.
Jim Burns, Adam Donlin, Jonathan Hogg, Satnam Singh, and Mark de Wit. A dynamic reconfiguration run-time system. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 66–75, Los Alamitos, CA, April 1997. IEEE Computer Society Press.
Steven A. Guccione and Delon Levi. Design advantages of run-time reconfiguration. In John Schewel, editor, Reconfigurable Technology: FPGAs for Computing and Applications, Proc. SPIE 3844, pages 87–92, Bellingham, WA, September 1999. SPIE — The International Society for Optical Engineering.
Steve Kelem. Virtex configuration architecture advanced users’ guide. Xilinx Application Note XAPP151, version 1.1, Xilinx, Inc., July 1999.
Steven A. Guccione and Delon Levi. XBI: A java-based interface to FPGA hardware. In John Schewel, editor, Configurable Computing: Technology and Applications, Proc. SPIE 3526, pages 97–102, Bellingham, WA, November 1998. SPIE — The International Society for Optical Engineering.
Xilinx, Inc. XC6200 Development System Datasheet, 1997.
Eric Lechner and Steven A. Guccione. The Java environment for reconfigurable computing. In Wayne Luk and Peter Y. K. Cheung, editors, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, FPL 1997. Lecture Notes in Computer Science 1304, pages 284–293. Springer-Verlag, Berlin, September 1997.
Wayne Luk, Nabeel Shirazi, and Peter Y. K. Cheung. Compilation tools for run-time reconfigurable designs. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 56–65, Los Alamitos, CA, April 1997. IEEE Computer Society Press.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
McMillan, S., Guccione, S.A. (2000). Partial Run-Time Reconfiguration Using JRTR. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_38
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_38
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive