Abstract
Field-programmable gate arrays (FPGAs) have become increasingly interesting in system design and due to the rapid technological progress ever larger devices are commercially affordable. These trends make FPGAs an alternative in application areas where extensive data processing plays an important role. Consequently, the desire emerges for early performance estimation in order to quantify the FPGA approach and to compare it with traditional alternatives.
In this paper, we propose a high-level estimation methodology for area and performance parameters of regular FPGA designs to be found in multimedia, telecommunications or cryptography. The goal is to provide a means that allows early quantification of an FPGA design and that enables early trade-off considerations. We present our estimation approach as well as evaluation results, which are based on several implemented applications and prove the suitability of the proposed estimation approach.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
S. Hauck. The roles of FPGA’s in reprogrammable systems. Proceedings of the IEEE, 86(4):615–638, April 1998.
W. H. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHon, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, K. Palem, V. K. Prasanna, and H. A. E. Spaanenburg. Seeking solutions in configurable computing. IEEE Computer, 30(12):38–43, December 1997.
Min Xu and F. J. Kurdahi. Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGA’s. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(4):411–418, December 1999.
W. Miller and K. Owyang. Designing a high performance FPGA — using the PREP benchmarks. In Wescon’93 Conference Record, pages 234–239, 1993.
S. Kliman. PREP benchmarks reveal performance and capacity tradeoffs of programmable logic devices. In Proceedings of the IEEE International ASIC Conference and Exhibit (ASIC’94), pages 376–382, 1994.
K. Chapman. Constant coefficient multipliers for the XC4000E. Xilinx Application Note XAPP054, Xilinx, Inc., December 1996.
Xilinx. Data Book 2000.
V. Bhaskaran and K. Konstantinides. Image and Video Compression Standards: Algorithms and Architectures. Kluwer Academic Publishers, 2nd edition, 1997.
B. Schneier, J. Kelsey, D. Whiting, D. Wagner, and C. Hall. Twofish: A 128-bit block cipher. Technical report, Counterpane Systems, June 1998. http://www.counterpane.com/twofish.html
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Enzler, R., Jeger, T., Cottet, D., Tröster, G. (2000). High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_57
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_57
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive