Abstract
In computer vision, images are often preprocessed by the so-called Gabor transform. Using a Gabor filter bank, an image can be decomposed into orientational components lying in a specified frequency range. This biologically motivated decomposition simplifies higher level image processing like extraction of contours or pattern recognition. However, the IEEE floating-point implementation of this filter is too slow for real-time image-processing, especially if mobile applications with limited resources are targeted. This paper describes how this can be overcome by a hardware-implementation of the filter algorithm.
The actual implementation is preceded by an analysis of the algorithm analyzing the effects of reduced-accuracy calculus and the possibility of parallelizing the process. The target device is a Xilinx Virtex FPGA which resides on a PCI rapid-prototyping board.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
B.M. Baas. A 9.5 mw 330 μs 1024-point fft processor. Technical report, Department of Electrical Engineering, Stanford University, 1995.
Drey Inc. Jaguar 256 Interface Specification.
P. Duhamel and M. Vetterli. Fast fourier transforms: A tutorial review and a state of the art. Signal Processing, (19):259–299, 1990.
D. Gabor. Theory of communication. Journal of the Institute for Electrical Engineers, 93:429–439, 1946.
J.P. Jones and L.A. Palmer. The two-dimensional spectral structure of simple receptive fields in cat striate cortex. Journal of Neurophysiology, 58(6):1187–1211, December 1987.
K. Konstantinides and J. R. Rasure. The khoros software development environment for image and signal processing. IEEE Transactions on Image Processing, 3(3):243–52, 1994.
H. J. Nussbaumer. Fast Fourier Transform and Convolution Algorithms. Springer Verlag, Berlin, 1981.
Ralph Trapp. Stereoskopische Korrespondenzbestimmung mit impliziter Detektion von Okklusionen. Ph.d. thesis, Universität-GH Paderborn, 1998.
Matthias Wosnitza. A high precision 1024-point fft processor for 2d convolution. In International Solid-State Circuits Conference (ISSCC), San Francisco (CA), feb 1998.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Voß, N., Mertsching, B. (2001). Design and Implementation of an Accelerated Gabor Filter Bank Using Parallel Hardware. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_46
Download citation
DOI: https://doi.org/10.1007/3-540-44687-7_46
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42499-4
Online ISBN: 978-3-540-44687-3
eBook Packages: Springer Book Archive