Abstract
In this paper output space compaction for sequential circuits is considered for the first time. Based on simple estimates for the probabilities of the existence of sensitized paths from the signal lines to the circuit outputs, optimal output partitions can be determined without fault simulation. The outputs are partitioned in such a way that internal stuck-at faults influence at most one of the outputs of a group with high probability. The proposed method is primarily developed for concurrent checking. On average with less than 4 compacted groups of outputs an error detection probability of 98% can be achieved. As the experimental results show, the method is also effectively applicable in pseudo-random test mode. On average for three groups of compacted outputs there is no reduction of the fault coverage for a pseudo-random off-line test. Since the proposed algorithm is of linear complexity with respect to the number of circuit lines and of quadratic complexity with respect to the number of primary circuit outputs large automata can be efficiently processed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Abramovici, M. A. Breuer, A. D. Friedman, “Digital Systems Testing and Testable Design,” IEEE Press, 1990.
P. Bohlau, “Zero Aliasing Compression Based on Groups of Weakly Independent Outputs in Circuits with High Complexity for Two Fault Models,” in Lect. Notes in Comp. Science, vol. 852, pp. 289–306, 1994, Springer-Verlag.
K. Chakrabarty and J. P. Hayes, “Test Response Compaction Using Multiplexed Parity Trees,” in IEEE Trans. Computer-Aided Design, vol. 15, pp. 1399–1408, Nov. 1996.
K. Chakrabarty and J. P. Hayes, “Zero-Aliasing Space Compaction of test Responses Using Multiple Parity Signatures,” in IEEE Trans. VLSI Systems, vol. 6, no. 2, pp. 309–313, Nov. 1996.
K. Chakrabarty, B. T. Murray, J. P. Hayes, “Optimal Space Compaction of Test Responses,” in Proc. Int. Test Conf., pp. 834–843, 1995.
M. Gossel and E. S. Sogomonyan, “Design of Self-Testing and On-Line Fault Detection Combinational Circuits with Weakly Independent Outputs,” in J. Electronic testing: Theory and Applications, vol. 4, pp. 267–281, 1993.
A. Ivanov, B. K. Tsuji, Y. Zorian, “Programmable BIST Space Compactors,” in IEEE Trans. Computers, vol. 45, pp. 1393–1404, Dec. 1996.
J. Savir, “Shrinking Wide Compressors,” in IEEE Trans. Computer-Aided Design, vol. 14, pp. 1379–1387, Nov. 1995.
M. Seuring, M. Gossel, E. Sogomonyan, “A Structural Approach for Space Compaction for Concurrent Checking and BIST,” in IEEE VLSI Test Symp., pp. 354–361, April 1998.
E. S. Sogomonyan, “Design of Built-in Self-Checking Monitoring Circuits for Combinational Devices,” in Automation and Remote Control, vol. 35(2), pp. 280–289, 1974.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Seuring, M., Gössel, M. (2001). A Structural Method for Output Compaction of Sequential Automata Implemented as Circuits. In: Boldt, O., Jürgensen, H. (eds) Automata Implementation. WIA 1999. Lecture Notes in Computer Science, vol 2214. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45526-4_14
Download citation
DOI: https://doi.org/10.1007/3-540-45526-4_14
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42812-1
Online ISBN: 978-3-540-45526-4
eBook Packages: Springer Book Archive