Abstract
In present days, most of the design activity is performed at a high level of abstraction, thus designers need to be sure that their designs are syntactically and semantically correct before starting the automatic synthesis process. The goal of this paper is to propose an automatic input pattern generation tool able to assist designers in the generation of a test bench for difficult parts of small- or medium- sized digital protocol interfaces. The proposed approach exploit a Genetic Algorithm connected to a commercial simulator for cultivating a set of input sequence able to execute given statements in the interface description. The proposed approach has been evaluated on the new ITC’99 benchmark set, a collection of circuits offering a wide spectrum of complexity. Experimental results show that some portions of the circuits remained uncovered, and the subsequent manual analysis allowed identifying design redundancies.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
5 References
G. Al-Hayek, C. Robach: From Design Validation to Hardware Testing: A Unified Approach, JETTA: The Journal of Electronic Testing, Kluwer, No. 14, 1999, pp. 133–140
A.V. Aho, R. Sethi, J.D. Ullman, Compilers, Principles, Techniques, and Tools, Addison-Wesley Publishing Company, 1986
B. Beizer, Software Testing Techniques (2 nd ed.), Van Nostrand Rheinold, New York, 1990
F. Corno, P. Prinetto, M. Sonza Reorda: Testability analysis and ATPG on behavioral RT-level VHDL, Proc. IEEE International Test Conference, 1997, pp. 753–759
F. Corno, M. Sonza Reorda, G. Squillero, VEGA: A Verification Tool Based on Genetic Algorithms, Intl. Conf. on Circuit Design, 1998, pp. 321–326
F. Corno, M. Sonza Reorda, G. Squillero, Improved Test Pattern Generation on RT-level VHDL descriptions, ITSW’99: International Test Synthesis Workshop, 1999
F. Corno, M. Sonza Reorda, G. Squillero, Simulation-Based Sequential Equivalence Checking of RTL VHDL, ICECS’99: 6th IEEE Intl. Conf. on Electronics, Circuits and Systems, 1999
F. Corno, M. Sonza Reorda, G. Squillero, Approximate Equivalence Verification for Protocol Interface Implementation via Genetic Algorithms, Evolutionary Image Analysis, Signal Processing and Telecommunications First European Workshops, EvoIASP’99 and EuroEcTel’99, 1999, pp. 182–192
S. Devadas, A. Ghosh, K. Keutzer: An Observability-Based Code Coverage Metric for Functional Simulation, Proc. ICCAD’96
F. Fallah, P. Ashar, S. Devadas: Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage, Proc. 36th DAC, New Orleans, 1999, pp. 666–671
F. Fallah, S. Devadas, K. Keutzer: OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification, Proc. 35th DAC, 1998
A. Ghosh, S. Devadas, A.R. Newton, Sequential Logic Testing and Verification, Kluwer, 1991
S.-Y. Huang, K.-T. Cheng, Formal Equivalence Checking and Design Debugging, Kluwer, 1998
http://www.itctestweek.org/benchmarks.html
LVS System User’s Manual, LEDA Languages for Design Automation, Meylan (F), April 1995
P.A. Thaker, V.D. Agrawal, M.E. Zaghloul: Validation Vector Grade (VVG): A New Coverage Metric for Validation and Test, VTS’99: IEEE VLSI Test Symposium, 1999, pp. 182–188
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Corno, F., Sonza Reorda, M., Squillero, G. (2000). Automatic Validation of Protocol Interfaces Described in VHDL. In: Cagnoni, S. (eds) Real-World Applications of Evolutionary Computing. EvoWorkshops 2000. Lecture Notes in Computer Science, vol 1803. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45561-2_20
Download citation
DOI: https://doi.org/10.1007/3-540-45561-2_20
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67353-8
Online ISBN: 978-3-540-45561-5
eBook Packages: Springer Book Archive