Abstract
ATLANTIS is the result of 8 years of experience with large standalone and smaller PCI based FPGA processors. Dedicated FPGA boards for computing and I/O plus a private backplane for a data rate of up to 1 GB/s support flexibility and scalability. FPGAs with more than 100k gates and 400 I/O pins per chip are used. Compact PCI provides the basic communication mechanism. Current real-time applications include pattern recognition tasks in high energy physics, 2D image processing, volume rendering, and n-body calculations in astronomy. First measurements and estimations show an acceleration up to a factor of 25 compared to a PC workstation, or commercial volume rendering hardware, respectively. Our CHDL, an object-oriented development environment is used for application programming.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Klefenz F., Zoz R., Noffz K.-H., Männer R., “The ENABLE Machine-A Systolic Second Level Trigger Processor for Track Finding”, Proc. Comp. in High Energy Physics, Annecy, France; CERN Rep. 92-07 (1992) 799–802
DECPeRLe-1, an FPGA processor containing 16 Xilinx XC3090 FPGAs, http://pam.devinci.fr/hardware.html#DECPeRLe-l
D. Buell, J. Arnold, W. Kleinfelder, “Splash-2 — FPGAs in a Custom Computing Machine”, CS Press, Los Alamitos, CA, 1996
H. Hoegl et al., “Enable++: A Second Generation FPGA Processor”, Proc. IEEE Symposium on FPGAs for Custom Computing Machines, pp. 45–53, 1995
microEnable, a PCI based FPGA co-processor by Silicon Software GmbH, http://www.silicon-software.com/
K. Kornmesser et al, “Simulating FPGA-Coprocessors Using the FPGA Development System CHDL”, Proc. PACT Workshop on Reconf. Comp., Paris (1998) pp. 78–82
J. Vuillemin et al., “Programmable Active Memories: Reconfigurable Systems Come of Age”, Proc. of the 1996 IEEE Trans. On VLSI Systems
R. Spurzem, S.J. Aarseth, “Direct Collisional Simulation of 10,000 Particles Past Core Collapse”, Monthly Notices Royal Astron. Soc, Vol. 282, 1996, p. 19
V. Dörsing et al., “Demonstrator Results Architecture — A”, ATL-DAQ-98-084, CERN, 26 Mar 1998
A. Kugel et al., “50kHz Pattern Recognition on the Large FPGA Processor Enable++”, Proc. IEEE Symp. on FPGAs for Custom Computing Machines, CS Press, Los Alamitos, CA, 1998, pp. 1262–3
J. Hesser, B. Vettermann, “Solving the Hazard Problem for Algorithmically Optimized Real-Time Volume Rendering”, Int. Workshop on Vol. Graph. 1999, Swansea, UK
W. Ligon et al, “A Re-evaluation of the Practicality of Floating-Point Operations on FPGAs”, Proc. IEEE Symp. on FPGAs for Custom Computing Machines, 1998
H.-R. Kim et al, “Hardware Acceleration of N-Body Simulations for Galactic Dynamics”, SPIE Conf. on FPGAs for Fast Board Develop. and Reconf. Comp. 1995, pp. 115–126
J. Makino et al, “GRAPE-4: A Massively Parallel Special-Purpose Computer for Collisional N-Body Simulations”, Astrophysical Journal, Vol. 480, 1997, p. 432
T. Kuberka, Diploma Thesis, Universität Mannheim, Germany, 1999
C. Hinkelbein et al, “LVL2 Full TRT Scan FEX Algorithm for B-Physics Performed on the FPGA Processor ATLANTIS”, to be publ. as ATL-DAQ-Note, CERN
B. Vettermann et al, “Implementation of Algorithmically Optimized Volume Rendering on FPGA Hardware”, IEEE Visualization’ 99, San Francisco, CA (1999)
VolumePro, a PCI based volume rendering coprocessor by Mitsubishi Electronics America, Inc. RTVIZ, http://www.rtviz.com/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Brosch, O. et al. (2000). ATLANTIS — A Hybrid FPGA/RISC Based Re-configurable System. In: Rolim, J. (eds) Parallel and Distributed Processing. IPDPS 2000. Lecture Notes in Computer Science, vol 1800. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45591-4_123
Download citation
DOI: https://doi.org/10.1007/3-540-45591-4_123
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67442-9
Online ISBN: 978-3-540-45591-2
eBook Packages: Springer Book Archive