Skip to main content

Using Design Hierarchy to Improve Quality of Results in FPGAs

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream (FPL 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2438))

Included in the following conference series:

Abstract

This paper presents and analyzes a methodology for improving the quality of results in Field Programmable Gate Arrays (FPGAs) by taking advantage of the design hierarchy. We use a representative case study, which is a real design, to demonstrate how taking advantage of the hierarchy may lead to higher area-efficiency and better speed-performance. According to our results, an area saving of 18% along with a speedup of 15% is achievable; these area and speed improvements may result in a cost saving of a factor of two for volume production. Our analysis also shows that the above savings will not have a negative impact on routability and power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Brian Dipert, “Shattering the programmable-logic speed barrier,” EDN Magazine, May 1997, http://archives.e-insite.net/archives/ednmag/reg/1997/052297/11cs.htm.

  2. Craig Matsumoto, “FPGA synthesis tools lose battle with John Henry (panel on FPGA2000),” EE Times, Feb 2000, http://www.eetimes.com/story/OEG20000211S0011.

  3. W. Chow, J. Rose, “EVE: A CAD Tool for Manual Placement and Pipelining Assistance of FPGA Circuits,’ International Symposium on FPGAs, Feb. 2002, pp. 85–94.

    Google Scholar 

  4. Xilinx Inc. “The Programmable Logic Data book,” 2000.

    Google Scholar 

  5. Xilinx Inc. “Virtex-II Platform FPGA Handbook,” Dec. 2000.

    Google Scholar 

  6. L. Shang, A. Kaviani, K. Bathala, ”Dynamic Power Consumption in Virtex-II FPGA Family,” International Symposium on FPGAs, Feb. 2002, pp. 157–164.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kaviani, A.S. (2002). Using Design Hierarchy to Improve Quality of Results in FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_104

Download citation

  • DOI: https://doi.org/10.1007/3-540-46117-5_104

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44108-3

  • Online ISBN: 978-3-540-46117-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics