Abstract
One popular FPGA interconnection network is based on the islandstyle model, where rows and columns of logic blocks are separated by channels containing routing wires. Switch blocks are placed at the intersections of the horizontal and vertical channels to allow the wires to be connected together. Previous switch block design has focused on the analysis of individual switch blocks or the use of ad hoc design with experimental evaluation. This paper presents an analytical framework which considers the design of a continuous fabric of switch blocks containing wire segments of any length. The framework is used to design new switch blocks which are experimentally shown to be as effective as the best ones known to date. With this framework, we hope to inspire new ways of looking at switch block design.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Xilinx, San Jose, CA, Online Databook, 2002. http://www.xilinx.com/partinfo/databook.htm.
Y.-W. Chang, D. F. Wong, and C. K. Wong, “Universal switch-module design for symmetric-array-based FPGAs,” ACM Transactions on Design Automation of Electronic Systems, vol. 1, pp. 80–101, January 1996.
S. J. Wilton, Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories. PhD thesis, Dept. of ECE, Univ. of Toronto, 1997.
V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Boston: Kluwer Academic Publishers, 1999.
M. I. Masud and S. Wilton, “A new switch block for segmented FPGAs,” in Field Programmable Logic, August 1999.
H. Fan, J. Liu, Y.-L. Wu, and C.-C. Cheung, “On optimum switch box designs for 2-D FPGAs,” in ACM/IEEE Design Automation Conference, June 2001.
J. Rose and S. Brown, “Flexibility of interconnection structures in field-programmable gate arrays,” IEEE J of Solid State Ccts, vol. 26, pp. 277–282, March 1991.
G. Lemieux, In preparation. PhD thesis, Dept. of ECE, Univ. of Toronto, 2002.
H. Schmit and V. Chandra, “FPGA switch block layout and evaluation,” in Int. Symp. on FPGAs, (Monterey, CA), pp. 11–18, February 2002.
G. Lemieux and D. Lewis, “Circuit design of routing switches,” in Int. Symp. on FPGAs, (Monterey, CA), pp. 19–28, Feb. 2002.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lemieux, 1.G., Lewis, D.M. (2002). Analytical Framework for Switch Block Design. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_14
Download citation
DOI: https://doi.org/10.1007/3-540-46117-5_14
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44108-3
Online ISBN: 978-3-540-46117-3
eBook Packages: Springer Book Archive