Abstract
Traditionally, programmable fabrics consist of look up table (LUT) based programmable logicb locks (PLBs). Typically, the PLBs are either homogeneous (consisting of LUTs of the same size), or heterogeneous (consisting of LUTs of varying sizes). To bridge the costperformance gap between ASICs and FPGAs, several new programmable logic fabrics are employing highly heterogeneous PLB architectures, consisting of a combination of LUTs of varying sizes, MUXes, logic gates, and versatile local routing architectures. Currently, there are two possible approaches to Synthesis for such fabrics. In the generic Synthesis approach, the first step of technology mapping generates a netlist of functions that can be implemented by individual logic elements of a PLB, like LUTs, MUXes and logic gates. The second step of packing clusters these functions into groups of logic that can fit in a single PLB. The second approach constructs a library of certain PLB configurations (like a standard cell library) and performs library based technology mapping, followed by packing. In this paper, we show that both these approaches result in sub-optimal and uneven fabricu tilization for two reasons: (a) a lack of fabric-specific knowledge; (b) a lack of integration between mapping and packing. We present a new, modular, Synthesis approach, consisting of a fabric-specific technology mapping algorithm which maps directly to the entire PLB, rather than individual logic elements. In this manner, the new approach integrates the steps of mapping and packing, resulting in higher fabricu tilization. Using the highly heterogeneous eASIC PLB as an example, we demonstrate that our approach requires 22% and 24% fewer PLBs than the generic and library based Synthesis approaches, across a standard benchmark set. We also demonstrate the modularity of our approach, by comparing three PLB architectures. Our results show that highly heterogeneous PLBs are much more area efficient than homogeneous PLBs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
J. He, J. Rose: Technology Mapping for Heterogenous FPGAs ACM International Workshop, FPGA, Monterey CA, Feb. 1994
Cong, J., Xu, S.: Performance-Driven Technology Mapping for Heterogeneous FPGAs IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 19, no. 11, pp. 1268–1281, November 2000
Cong, J., Ding, Y.: Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs IEEE Trans. Computer Aided Design, vol. 13, pp. 1–12, Jan. 1994
Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs Kluwer Academic Publishers, 1999
Ahmed, E., Rose, J.: The effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density ACM/SIGDA Workshop on FPGAs (FPGA 00), Monterey, CA
Murgai, R., Brayton, R. K., Vincentelli, A. S.: Logic Synthesis for Field-Programmable Gate Arrays Kluwer Academic Publishers, 1995
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Koorapaty, A., Pileggi, L. (2002). Modular, Fabric-Specific Synthesis for Programmable Architectures. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_15
Download citation
DOI: https://doi.org/10.1007/3-540-46117-5_15
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44108-3
Online ISBN: 978-3-540-46117-3
eBook Packages: Springer Book Archive