Skip to main content
SpringerLink
Log in

Morphable Multipliers

  • Conference paper
  • First Online:
Book cover Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream (FPL 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2438))

Included in the following conference series:

Abstract

This paper examines design techniques for reconfigurable functional units for embedded processors and DSPs. These reconfigurable functional units can be used to improve processor performance for certain applications by providing the operations that match the computational requirements of a particular application.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Razdan and M. D. Smith, “A high-performance microarchitecture with hardware-programmable functional units,” in Proceedings of the 27th Annual International Symposium on Microarchitecture, pp. 172–80, IEEE/ACM, Nov. 1994.

    Google Scholar 

  2. S. Hauck, T. Fry, M. Hosler, and J. P. Kao, “The Chimaera reconfigurable functional unit,” in IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87–96, April 1997.

    Google Scholar 

  3. J. Hauser and J. Wawrzynek, “Garp: A MIPS processor with a reconfigurable coprocessor,” in IEEE Symposium on FPGAs for Custom Computing Machines, pp. 24–33, April 1997.

    Google Scholar 

  4. A. Peleg, S. Wilkie, and U. Weiser, “Intel mmx for multimedia pcs,” Communications of the ACM, vol. 40, no. 1, pp. 24–38, 1997.

    Article  Google Scholar 

  5. S. D. Haynes and P. Y. K. Cheung, “Configurable multiplier blocks for embedding inFPGAs,” IEE Electronic Letters, vol. 34, pp. 638–639, Apr. 1998.

    Google Scholar 

  6. S. D. Haynes, A. B. Ferrari, and P. Y. K. Cheung, “Flexible Reconfigurable Multiplier Blocks Suitable for Enhancing the Architecture of FPGAs,” in IEEE 1999 Custom Integrated Circuits Conference, pp. 191–194, Apr. 1999.

    Google Scholar 

  7. G. Even, S. M. Mueller, and P.-M. Seidel, “A Dual Mode IEEE Multiplier,” in Proceedings IEEE International Conference on Innovative Systems in Silicon, pp. 282–289, 1997.

    Google Scholar 

  8. P. Stelling, C. Martel, V. G. Oklobdzija, and P. Ravi, “Optimal Circuits for Parallel Multipliers,” IEEE Transactions on Computers, vol. 47, pp. 273–285, Mar. 1998.

    Google Scholar 

  9. Z. Galil, S. Micali, and H. Gabow, “Maximal Weighted Matching on General Graphs,” in Proceedings of 23rd Annual IEEE Symposium on Foundations of Computer Science, pp. 255–261, 1982.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Digital DNA Labs, Motorola, 60196, Schaumburg, IL, USA

    Silviu Chiricescu & Michael Schuette

  2. Dept. of Electrical and Computer Engineering, Carnegie Mellon University, 15213, Pittsburgh, PA, USA

    Robin Glinton & Herman Schmit

Authors
  1. Silviu Chiricescu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Michael Schuette
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Robin Glinton
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Herman Schmit
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Datentechnik, FG Mikroelektronische Systeme, Technische Universität Darmstadt, Karlstraße 15, 64283, Darmstadt, Germany

    Manfred Glesner  & Peter Zipf  & 

  2. Microelectronics Department, LIRMM, 161 rue Ada, 34392, Montpellier Cedex, France

    Michel Renovell

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chiricescu, S., Schuette, M., Glinton, R., Schmit, H. (2002). Morphable Multipliers. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_67

Download citation

  • DOI: https://doi.org/10.1007/3-540-46117-5_67

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44108-3

  • Online ISBN: 978-3-540-46117-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation