Skip to main content
SpringerLink
Log in
Book cover

European Dependable Computing Conference

EDCC 1999: Dependable Computing — EDCC-3 pp 339–348Cite as

Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1667))

Abstract

The paper presents a new approach to transparent BIST for wordoriented RAMs which is based on the transformation of March transparent test algorithms to the symmetric versions. This approach allows to skip the signature prediction phase inherent to conventional transparent memory testing and therefore to significantly reduce test time. The hardware overhead and fault coverage of the new BIST scheme are comparable to the conventional transparent BIST structures. Experimental results show that in many cases the proposed test techniques achieve a higher fault coverage in shorter test time.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. V.C. Alves, M. Nicolaidis, P. Lestrat, and B. Courtois: Built-In Self-Test for Multi-Port RAMs; Proceedings IEEE International Conference on Computer-Aided Design, ICCAD-91, November 1991, pp. 248–251.

    Google Scholar 

  2. S. Barbagallo, F. Corno, P. Prinetto, M. Sonza Reorda: Testing a Switching Memory in Telecommunication System; Proceedings IEEE International Test Conference, Washington, DC, Oct. 1995, pp. 947–953.

    Google Scholar 

  3. H. Cheung, S. K. Gupta: A BIST Methodology for Comprehensive Testing of RAM with Reduced Heat Dissipation; Proceedings IEEE International Test Conference, Washington, DC, Oct. 1996, pp. 386–395.

    Google Scholar 

  4. B. Cockburn, Y.-F. Sat: Synthesized Transparent BIST for Detecting Scrambled Pattern-Sensitive Faults in RAMs; Proceedings IEEE International Test Conference, Washington, DC, Oct. 1995, pp. 23–32.

    Google Scholar 

  5. R. Dekker, F. Beenker, and L. Thijssen: Realistic Built-In Self-Test for Static RAMs; IEEE Desing & Test of Computers, Vol. 6, No. 1, Feb. 1989, pp. 26–34.

    Article  Google Scholar 

  6. K. Kinoshita, K. K. Saluja: Built-In Testing of Memory Using an On-Chip Compact Testing Scheme; IEEE Transactions on Computers, Vol. C-35, No. 10, October 1986, pp. 862–870.

    Article  Google Scholar 

  7. K.T. Le, K.K. Saluja: A Novel Approach for Testing Memories Using a Built-In Self-Testing Technique; Proceedings IEEE International Test Conference, Washington, DC, Oct. 1986, pp. 830–839.

    Google Scholar 

  8. P. Olivo, M. Dalpasso: Self-Learning Signature Analysis for Non-Volatile Memory Testing; Proceedings IEEE International Test Conference, Washington, DC, Oct. 1996, pp. 303–308.

    Google Scholar 

  9. N. Sakashita et al.: A Built-in Self-Test Circuit with Timing Margin Test Function in a 1 Gbit Synchronous DRAM; Proceedings IEEE International Test Conference, Washington, DC, Oct. 1996, pp. 319–324.

    Google Scholar 

  10. V. N. Yarmolik, S. Hellebrand, H.-J. Wunderlich; Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs; Proceedings Design and Test in Europe (DATE’98), Paris, February 1998, pp. 173–179.

    Google Scholar 

  11. M. Nicolaidis: Transparent BIST for RAMs; Proceedings IEEE International Test Conference, Baltimore, MD, Oct. 1992, pp. 598–607.

    Google Scholar 

  12. A. J. Van de Goor: Testing Semiconductor Memories, Theory and Practice; Chichester: John Wiley & Sons, 1991.

    Google Scholar 

  13. A. J. Van de Goor: Using March Tests to Test SRAMs; IEEE Desing & Test of Computers, Vol. 10, No. 1, March 1993, pp. 8–14.

    Article  Google Scholar 

  14. M. Marinescu: Simple and Efficient Algorithms for Functional RAM Testing; Proceedings IEEE International Test Conference, 1982, pp. 236–239.

    Google Scholar 

  15. V.N. Yarmolik, S. Hellebrand, H.-J. Wunderlich: Symmetric Transparent BIST for RAMs, DATE-99, Munich, March 9-12, 1999, pp. 702–707.

    Google Scholar 

  16. B. Koenemann, J. Mucha, G. Zwihoff: Built-In Logic Block Observation Technique; Proceedings IEEE International Test Conference, 1979, pp. 37–41.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Computer Systems Department, Belarussian State University of Informatics and Radioelectronics, P.Brovki 6, Minsk, 220027, Belarus

    V. N. Yarmolik & I. V. Bykov

  2. Department of Computer Science, Bialystok University of Technology, Poland

    V. N. Yarmolik

  3. Division of Computer Architecture, University of Stuttgart, Breitwiesenstr. 20/22, 70656, Stuttgart, Germany

    S. Hellebrand & H.-J. Wunderlich

Authors
  1. V. N. Yarmolik
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. I. V. Bykov
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. S. Hellebrand
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. H.-J. Wunderlich
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Computer Science and Engineering, Czech Technical University in Prague, Karlovo nam 13, CZ-12135, Prague 2, Czech Republic

    Jan Hlavička

  2. Institut für Technische Informatik, Medizinische Universität zu Lübeck, Ratzeburger Allee 160, 23538, Lübeck, Germany

    Erik Maehle

  3. Department of Measurement and Information Systems, Technical University of Budapest, Pázmány P. sétány 1/d, H-1521, Budapest, Hungary

    András Pataricza

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yarmolik, V.N., Bykov, I.V., Hellebrand, S., Wunderlich, HJ. (1999). Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. In: Hlavička, J., Maehle, E., Pataricza, A. (eds) Dependable Computing — EDCC-3. EDCC 1999. Lecture Notes in Computer Science, vol 1667. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48254-7_23

Download citation

  • DOI: https://doi.org/10.1007/3-540-48254-7_23

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66483-3

  • Online ISBN: 978-3-540-48254-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation