Skip to main content
SpringerLink
Log in

System on Chip Specification and Design Languages Standardization

  • Conference paper
  • First Online:
Reliable Software Technologies — Ada-Europe’ 99 (Ada-Europe 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1622))

Included in the following conference series:

  • 315 Accesses

Abstract

This paper is amied at summarizing the present international standardization activity in the domain of electronic systems’ design languages. This activity is the ultimate evolution of the development of Hardware Description Languages, a process in which the author has been involved since the mid sixties.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J.R. ABrial «The B-book. Assigning programs to meanings», Cambridge university press, 1996.

    Google Scholar 

  2. M. Barbacci, D. Borrione, D. Dietmeyer, F. Hill, R. Piloty, P. Skelly: «CONLAN Report», Lect. notes in Computer Science No 151, Springer 00BBerlag, 1983

    Google Scholar 

  3. David L. Barton «Systems Level Design Section of the Industry Standards Roadmap» The systems Level Description Language Committee

    Google Scholar 

  4. G.V. Bochman, Specification Languages for Communication Protocols, Proceedings of the Confernece on Hardware Description Languages, April 1993

    Google Scholar 

  5. D. Biorrione: «CASCADE», in «Fundamentals and Standards in Hardware Description Languages» KLUWER ACADEMIC, (1993).

    Google Scholar 

  6. R.T. Boute «Fundamentals of Hardware Description Languages and Declarative Languages» in «Fundamentals and Standars in Hardware Description Languages» KLUWER ACADEMIC, (1993)

    Google Scholar 

  7. R. Braek, SDL Basics, S intef Delab

    Google Scholar 

  8. K. Buchenrieder, A. Pyteel and C. Veith, Mapping StateCharts Models onto an FPGA Based ASIP Architecture, Proc. of EuroDAC with Euro-VHDL, September 1996

    Google Scholar 

  9. «CONLAN: a short review and critical comparison with VHDL» IEEE Design & Test of computers. Sept 1992

    Google Scholar 

  10. J.M. Daveau, G. Fernandex Marchioro, C. Alberto Valderrama and A. Jerraya, VHDL generation from SDL specifications, IFIP 1997. Chapman & Hall

    Google Scholar 

  11. Falkoff, A.D., Iverson, K.E., Sussenguth, E.H.: “Formal description of system/360” IBM sys. J. vol. 3, pp 198–262, 1964.

    Article  Google Scholar 

  12. W. Glunz, T. Kruse, T. Rossel and D. Monjeau, Integrating SDL and VHDL for System Level Specification, Proceedings of the Conference on Hardware Description Languages, April 1993

    Google Scholar 

  13. D. Harel: Statecharts: A visual formalism for com-plex systems. Science of Computer Programming, 8, 1987

    Google Scholar 

  14. A. Jerraya, J. Mermeteditors. “System level synthesis” KLUWER ACADEMIC. Spring 1999.

    Google Scholar 

  15. E. Lee and A. Sangiovanni-Vincentelli, A Framework For Comparing Models Of Computation, IEEE Transactions on CAD, September 1998.

    Google Scholar 

  16. Modelica Version 1.1-December 1998, Modelica Tutorial and Design Rationale, (HTML format)(Portable Document Format), updated (Modelica 1.1)

    Google Scholar 

  17. O. Pulkkinen and K. Krönlof, Integration of SDL and VHDL for High Level Digital Design, Proc. of EuroDAC with Euro-VHDL, September 1992.

    Google Scholar 

  18. Franz J. Ramming, «System Level Design», in «Fundamentals and Standards in Hardware Description Languges» KLUWER, (1993)

    Google Scholar 

  19. A. Sarma, Intro. to SDL-92, EURESCOM, G

    Google Scholar 

  20. VHDL modeling terminology and taxonomy, RASSP doc, Sept 9, 1996

    Google Scholar 

  21. E. Villar, Berrojo L, Sanchez P: «High-level synthesis and simulation with VHDL», Proc. of 2nd EuroVHDL Conf, Sockholm, Sept. 8–11, 1991

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. ECSI & Laboratoire TIMA, Grenoble, France

    Jean Mermet

Authors
  1. Jean Mermet
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Facultad de Ciencias, Universidad de Cantabria, Avda. de los Castros s/n, E-39005, Santander, Spain

    Michael González Harbour

  2. ETSI Telecommunicacion, Universidad Politécnica de Madrid, E-28040, Madrid, Spain

    Juan A. de la Puente

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Mermet, J. (1999). System on Chip Specification and Design Languages Standardization. In: González Harbour, M., de la Puente, J.A. (eds) Reliable Software Technologies — Ada-Europe’ 99. Ada-Europe 1999. Lecture Notes in Computer Science, vol 1622. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48753-0_32

Download citation

  • DOI: https://doi.org/10.1007/3-540-48753-0_32

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66093-4

  • Online ISBN: 978-3-540-48753-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation