Skip to main content

Combining Methods for the Livelock Analysis of a Fault-Tolerant System

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1548))

Abstract

This article presents experiences gained from the verification of communication properties of a large-scale real-world embedded system by means of formal methods. This industrial verification project was performed for a fault-tolerant system designed and implemented by Daimler-Benz Aerospace for the International Space Station ISS and focused essentially on deadlock and livelock analysis. The approach is based on CSP specifications and the model-checking tool FDR. The tasks are split into manageable subtasks by applying abstraction techniques for restricting the specifications to the essential communication behavior, modularization according to the process structure, and a set of generic theories developed for the application.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Brock, N.A., Jackson, D.M.: Formal Verification of a Fault Tolerant Computer. In Proceedings of 1992 Digital Avionics Systems Conference. (1992)

    Google Scholar 

  2. Buth, B., Cardell-Oliver, R., Peleska, J.: Combining tools for the verification of fault-tolerant systems. In Berghammer, R., Buth, B., Peleska, J. (eds.), Tools for Software Development and Verification, volume 1 of BISS Monographs. Shaker-Verlag, 1998.

    Google Scholar 

  3. Buth, B., Kouvaras, M., Peleska, J., Shi, H.: Deadlock analysis for a fault-tolerant system. In Johnson, M. (ed.), Algebraic Methodology and Software Technology. Proceedings of the AMAST’97, number 1349 in LNCS, pages 60–75. Springer, December 1997.

    Chapter  Google Scholar 

  4. Buth, B., Peleska, J.: Daimler-Benz Aerospace-Project DMS-R, FTC Development-Verification of Avionics Interface AVI. Technical Report, JP Software-Consulting, (1996).

    Google Scholar 

  5. Buth, B., Peleska, J., Shi, H.: Daimler-Benz Aerospace-Project DMS-R, FTC Development-Fault Management Layer (FML): Verification of Deadlock Freedom Technical Report, JP Software-Consulting, (1996).

    Google Scholar 

  6. Daimler-Benz Aerospace: DMS-R FTC Detailed Design Document Volume 3 (FML Software)

    Google Scholar 

  7. Dathi, N.: Deadlock and Deaklock-Freedom, Oxford University, D. Phil Thesis, 1990.

    Google Scholar 

  8. Davies, J.: Specification and Proof in Real-Time CSP. Cambridge University Press (1993).

    Google Scholar 

  9. De Marco, T.: Structured Analysis and System Specification Englewood Cliffs, N.J., Prentice Hall 1979.

    Google Scholar 

  10. Formal Systemes: Failures Divergence Refinement FDR2 Preliminary Manual. Formal Systems (Europe) Lts (1995).

    Google Scholar 

  11. Hoare, C.A.R.: Communicating Sequential Processes. Prentice-Hall Internationaal (1985).

    Google Scholar 

  12. Lamport, L., Shostak, R., Pease, M.: The Byzantine Generals Problem, In: ACM Transactions on Programming Languages and Systems, Vol. 4, Nr. 3, (1982)

    Google Scholar 

  13. Lyu, M. R. (ed.):Handbook of Software Reliability Engineering, IEEE Computer Society Press, Computing McGraw-Hill

    Google Scholar 

  14. Peleska, J., Shi, H.: Daimler-Benz Aerospace-Project DMS-R, FTC Development-Fault Management Layer (FML): Verification of Livelock Freedom. Technical Report, JP Software-Consulting, (1998).

    Google Scholar 

  15. Roscoe, A.W.: Model-Checking CSP. In: A Classical Mind, Eassys in Honour of C.A.R. Hoare. Prentice-Hall Internationaal (1994).

    Google Scholar 

  16. Roscoe, A.W.: CSP and determinism in security modelling. In: IEEE Symposium of Security and Privacy, (1995).

    Google Scholar 

  17. Roscoe, A.W.: The Theory and Practice of Concurrency Prentice-Hall International (1997).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Buth, B., Peleska, J., Shi, H. (1998). Combining Methods for the Livelock Analysis of a Fault-Tolerant System. In: Haeberer, A.M. (eds) Algebraic Methodology and Software Technology. AMAST 1999. Lecture Notes in Computer Science, vol 1548. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-49253-4_11

Download citation

  • DOI: https://doi.org/10.1007/3-540-49253-4_11

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-65462-9

  • Online ISBN: 978-3-540-49253-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics