Abstract
We describe the refinement of a directory based cache coherence protocol specification, to a pipelined hardware implementation. The hardware that is analyzed is the most complex part of a 1M-gate ASIC. The design consists of 30000 lines of synthesizable register transfer-level verilog code. The design contains a pipeline that is 5 levels deep and approximately 150 bits wide. It has a 16 entry, 150 bit wide, context addressable memory (CAM), and has a 256x72 bit RAM. Refinement maps relate the high-level protocol model to the hardware implementation. We used the Cadence Berkeley Labs SMV model checker to create the maps and to prove their correctness. There are approximately 2000 proof obligations. The formal model has been used for three tasks. First, to formally diagnose, and then fix broken features in a legacy version of the design. Second, to integrate the legacy sub-system design with a new system design. Finally, it has been used to formally design additional subsystem features required for the new system design. The same hardware designer enhanced the design, created the refinement maps, and formally proved the correctness of the refinements.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
ásgeir Th. Eiriksson, and Ken L. McMillan, “Using Formal Verification/Analysis Methods on the Critical Path in System Design”, In P. Wolper, editor, Computer-Aided Verification Conference: 7th International Conference, CAV’95, pp. 367–380. Springer Verlag, 1995. Lecture Notes in Computer Science Number 939.
ásgeir Th. Eiríksson, “Integrating Formal Verification Methods with A Conventional Project Design Flow”, 33rd Design Automation Conference, Las Vegas NV, 1996, pp. 666–671.
ásgeir Th. Eiríksson, John Keen, Alex Silbey, Swami Venkataramam, Michael Woodacre, “Origin System Design Methodology and Experience: 1M-gate ASICs and Beyond”, Proceedings of the Compcon Conference, San Jose, 1997.
Jim Laudon, and Dan Lenoski, “System Overview of the Origin 200/2000 Product Line”, Proceedings of the Compcon Conference, San Jose, 1997.
Jim Laudon, and Dan Lenoski, “The SGI Origin: A ccNUMA Highly Scalable Server”, Proceedings from the International Symposium on Computer Architecture (ISCA), Denver, Colorado, 1997
Silicon Graphics Incorporated, 2011 N. Shoreline Blvd., Mountain View, CA, “Origin Technology”, http://www.sgi.com/origin/technology.html
Carl-Johan H. Seger and Randal E. Bryant, “Formal verification by symbolic evaluation of partially-ordered trajectories”, Formal Methods in System Design, Kuewer Academic Press, New York, Volume 6, pp. 147–189, 1995.
Ken L. McMillan, “A Compositional Rule for Hardware Design Refinement”, In Orna Grumberg, editor, Computer-Aided Verification Conference: 9th International Conference, CAV’ 97, pp. 24–35, Haifa, Israel, June 1997, Lecture Notes in Computer Science Number 1254.
Ken L. McMillan, “Verification of an Implementation of Tomasulo’s Algorithm by Compositional Model Checking”, In Alan J. Hu & Moshe Y. Vardi, editors, Computer-Aided Verification Conference: 10th Conference, CAV’ 98, pp. 110–121, Vancouver, Canada, July 1998, Lecture Notes in Computer Science Number 1427.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Eiríksson, á.þ. (1998). The Formal Design of 1M-Gate ASICs. In: Gopalakrishnan, G., Windley, P. (eds) Formal Methods in Computer-Aided Design. FMCAD 1998. Lecture Notes in Computer Science, vol 1522. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-49519-3_5
Download citation
DOI: https://doi.org/10.1007/3-540-49519-3_5
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65191-8
Online ISBN: 978-3-540-49519-2
eBook Packages: Springer Book Archive