Skip to main content
SpringerLink
Log in

Analysis and design of circuit switching interconnection networks using 4×4 nodes

  • Interconnection Networks
  • Conference paper
  • First Online:
CONPAR 90 — VAPP IV (VAPP 1990, CONPAR 1990)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 457))

  • 122 Accesses

Abstract

A new family of dynamic circuit switching Interconnection Networks is proposed, for connecting resources in parallel processing systems. These networks provide links for any input to any output, under distributed control schemes. Network nodes are build by 2×4/4×2, switches at the first/last stage, and 4×4 nodes in the middle stages. The networks compare favourably to existing non-blocking and blocking networks in terms of area and speed.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T.-y. Feng, "A Survey of Interconnection Networks", Computer, pp. 12–27, December 1981.

    Google Scholar 

  2. G. Broomell and J.R Heath, "Classification Categories and Historical Development of Circuit Switching Topologies", Computing Surveys, vol. 15, pp. 95–133, June 1983.

    MathSciNet  Google Scholar 

  3. H.J Siegel, Interconnection Networks for Large-Scale Parallel Processing. Lexington Books, 1985.

    Google Scholar 

  4. A.L DeCegama, Parallel Processing Architectures and VLSI Hardware. Prentice Hall 1989.

    Google Scholar 

  5. J. Lenfant, "Parallel Permutations of Data: A Benes Network Control Algorithm for Frequently Used Permutations", IEEE Trans. on Computers, vol. c-27, pp.204–214, July 1978.

    Google Scholar 

  6. V.E Benes, Mathematical Theory of Connecting Networks and Telephone Traffic. Academic Press, 1965.

    Google Scholar 

  7. D. Nassimi and S. Sahni, "A Self-Routing Benes Network and Parallel Permutation Algorithms", IEEE Trans. on Computers, vol. c-30, pp. 21–249, May 1981.

    Google Scholar 

  8. A. Harissis, PhD Thesis in preparation.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Electronic Engineering, Brunel The University of West London, UB8 3PH, Uxbridge, Middlesex, England

    A. Harissis, C. Jam & A. Ambler

Authors
  1. A. Harissis
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. C. Jam
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. A. Ambler
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Helmar Burkhart

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Harissis, A., Jam, C., Ambler, A. (1990). Analysis and design of circuit switching interconnection networks using 4×4 nodes. In: Burkhart, H. (eds) CONPAR 90 — VAPP IV. VAPP CONPAR 1990 1990. Lecture Notes in Computer Science, vol 457. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-53065-7_116

Download citation

  • DOI: https://doi.org/10.1007/3-540-53065-7_116

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-53065-7

  • Online ISBN: 978-3-540-46597-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation